Introduction

This application note presents the I2C timing configuration tool (STSW-STM32126) for the STM32F3xxxx and STM32F0xxxx microcontroller families.

The STM32F0xxxx and STM32F3xxxx devices embed an Inter-Integrated Circuit communication peripheral (I2C) supporting standard mode (100 KHz), fast mode (400 KHz) and fast mode plus (1 MHz). The I2C implements a new clock scheme allowing the peripheral to be used as a wake-up source from low-power mode on address match.

The purpose of this tool is to help the user configure the I2C timings, taking into consideration the I2C bus specification.

The configuration tool is implemented in the Microsoft Excel “I2C_Timing_Config_Tool_Vx.y.z.xls” file which can be downloaded from www.st.com.

For Vx.y.z, please refer to the tool version, for example: V1.0.0.

Before using the clock tool, it is essential to read the STM32 microcontroller reference manuals (RM0313 for STM32F37xxx products, RM0316 for STM32F30xxx products and RM0091 for STM32F0xxxx products). This application note is not a substitute for the reference manuals.
## Contents

1. **Glossary** ................................................................. 5

2. **Getting started** .......................................................... 6
   2.1 Software requirements ............................................. 6
   2.2 Hardware requirements ............................................ 7
       2.2.1 Introduction .................................................... 7
       2.2.2 I2C timing specification .................................. 7
       2.2.3 I2C clock scheme ........................................... 9
       2.2.4 I2C timing register ....................................... 10

3. **Tutorials** ............................................................. 13

4. **Conclusion** ............................................................ 16

5. **Revision history** ..................................................... 17
List of tables

Table 1. Definition of terms ................................................................. 5
Table 2. I2C timings specification (see I2C specification, rev.03, June 2007) ................. 8
Table 3. Timing register .................................................................... 10
Table 4. Document revision history ....................................................... 17
List of figures

Figure 1. I2C bus timing (see I2C specification, rev.03, June 2007) ........................................... 7
Figure 2. I2C clock scheme ............................................................................................................. 9
Figure 3. Data setup time generation from SCLDEL ................................................................. 10
Figure 4. Data hold time generation from SDADEL ................................................................. 11
Figure 5. High and low period generation from SCLH and SCLL .......................................... 11
Figure 6. I2C timing configuration tool user interface ............................................................. 13
Figure 7. Calculation is completed ............................................................................................. 14
Figure 8. Error message ............................................................................................................... 15
Figure 9. Warning message ......................................................................................................... 15
# Glossary

Table 1. Definition of terms

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AF</td>
<td>Analog filter</td>
</tr>
<tr>
<td>DNF</td>
<td>Digital noise filter</td>
</tr>
<tr>
<td>HSI</td>
<td>High-speed internal clock</td>
</tr>
<tr>
<td>I2C</td>
<td>Inter-Integrated Circuit</td>
</tr>
<tr>
<td>I2CCLK</td>
<td>I2C kernel clock</td>
</tr>
<tr>
<td>PCLK</td>
<td>APBx clock</td>
</tr>
<tr>
<td>PRESC</td>
<td>Prescaler</td>
</tr>
<tr>
<td>SCL</td>
<td>Serial clock line</td>
</tr>
<tr>
<td>SDA</td>
<td>Serial data line</td>
</tr>
<tr>
<td>SYSCLK</td>
<td>System clock</td>
</tr>
</tbody>
</table>
2 Getting started

This section describes the requirements and procedures needed to start using the timing configuration tool.

2.1 Software requirements

To use the timing configuration tool with Windows operating system, a recent version of Windows, such as Windows XP, Vista or Windows 7, must be installed on the PC with at least 256 Mbytes of RAM.

Before starting to use the timing configuration tool, make sure that Microsoft Office is installed on your machine and then follow these steps:

- Enable macros and ActiveX controls as shown below:

**Excel 1997-2003 version**

1. Click Tools in the menu bar.
2. Click Macro.
3. Click Security.
4. Click Low (not recommended).

*Note: If ActiveX controls are not enabled, a warning message is displayed asking you to enable ActiveX. In this case, you should click "OK" to enable it.*

**Excel 2007-2010 version**

1. Click the Microsoft Office button and then click Excel options.
2. Click Trust Center, click Trust center settings, and then click Macro settings.
3. Click Enable all macros (not recommended, potentially dangerous code can run).
4. Click Trust Center, click Trust center settings, and then click ActiveX settings.
5. Click Enable all controls without restrictions and without prompting (not recommended; potentiality dangerous controls can run).
6. Click OK.

*Note: For more information about how to enable macros and ActiveX controls, refer to the Microsoft Office website.*
2.2 Hardware requirements

2.2.1 Introduction

The I2C timing configuration tool is designed to help the end-user easily configure the timing settings for the I2C peripheral and guarantee its operation as specified in the I2C timing specification.

2.2.2 I2C timing specification

The I2C timings should be configured with values that are compliant with the I2C bus specification:

Figure 1. I2C bus timing (see I2C specification, rev.03, June 2007)
The table below shows the value range of these timings:

### Table 2. I2C timings specification (see I2C specification, rev.03, June 2007)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Standard</th>
<th>Fast mode</th>
<th>Fast mode +</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{SCL} )</td>
<td>SCL clock frequency</td>
<td>0</td>
<td>0</td>
<td>400</td>
<td>0</td>
</tr>
<tr>
<td>( t_{LOW} )</td>
<td>Low period of the SCL clock</td>
<td>4.7</td>
<td>-</td>
<td>1.3</td>
<td>-</td>
</tr>
<tr>
<td>( t_{HIGH} )</td>
<td>High Period of the SCL clock</td>
<td>4</td>
<td>0.6</td>
<td>0.26</td>
<td>-</td>
</tr>
<tr>
<td>( t_{R} )</td>
<td>Rise time of both SDA and SCL signals</td>
<td>-</td>
<td>1000</td>
<td>20 + 0.1( C_b )(1)</td>
<td>300</td>
</tr>
<tr>
<td>( t_{F} )</td>
<td>Fall time of both SDA and SCL signals</td>
<td>-</td>
<td>300</td>
<td>20 + 0.1( C_b )(1)</td>
<td>300</td>
</tr>
<tr>
<td>( t_{HD;DAT} )</td>
<td>Data hold time</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>( t_{VD;DAT} )</td>
<td>Data valid time</td>
<td>-</td>
<td>3.45(2)</td>
<td>0.5(2)</td>
<td>-</td>
</tr>
<tr>
<td>( t_{VD;ACK} )</td>
<td>Data valid acknowledge time</td>
<td>-</td>
<td>3.45(2)</td>
<td>0.5(2)</td>
<td>-</td>
</tr>
<tr>
<td>( t_{SU;DAT} )</td>
<td>Data setup time</td>
<td>250</td>
<td>-</td>
<td>100</td>
<td>-</td>
</tr>
<tr>
<td>( t_{HD;STA} )</td>
<td>Hold time (repeated) START condition</td>
<td>4.0</td>
<td>-</td>
<td>0.6</td>
<td>-</td>
</tr>
<tr>
<td>( t_{SU;STA} )</td>
<td>Set-up time for a repeated START condition</td>
<td>4.7</td>
<td>-</td>
<td>0.6</td>
<td>-</td>
</tr>
<tr>
<td>( t_{SU;STO} )</td>
<td>Set-up time for STOP condition</td>
<td>4.0</td>
<td>-</td>
<td>0.6</td>
<td>-</td>
</tr>
<tr>
<td>( t_{BUF} )</td>
<td>Bus free time between a STOP and START condition</td>
<td>4.7</td>
<td>-</td>
<td>1.3</td>
<td>-</td>
</tr>
</tbody>
</table>

1. \( C_b \) = total capacitance of one bus line in pF.
2. The maximum \( t_{HD;DAT} \) could be 3.45 µs, 0.9 µs and 0.45 µs for standard mode, fast mode and fast mode plus, but must be less than the maximum of \( t_{VD;DAT} \) or \( t_{VD;ACK} \) by a transition time. This maximum must only be met if the device does not stretch the LOW period (\( t_{LOW} \)) of the SCL signal. If the clock stretches the SCL, the data must be valid by the set-up time before it releases the clock.
### I2C clock scheme

The I2C kernel is clocked by an independent clock source. The clock source can be:
- HSI (default source)
- SYSCLK

These two clocks allow I2C to operate independently from the PCLK frequency.

Setting HSI as I2C clock source frequency allows the use of wake-up from STOP mode capability at address match.

The I2CCLK period \( t_{I2CCLK} \) must respect the following conditions:

\[
  t_{I2CCLK} < (t_{LOW} - t_{filters}) / 4 \quad \text{and} \quad t_{I2CCLK} < t_{HIGH}
\]

\( t_{filters} \): when enabled, sum of the delays brought by the analog filter and the digital filter.

Analog filter delay is maximum 260 ns and digital filter delay is \( DNF \times t_{I2CCLK} \).

The PCLK clock period \( t_{PCLK} \) must respect the following condition:

\[
  t_{PCLK} < 4/3 \times t_{SCL}
\]

Please refer to the RCC section in STM32 product reference manual for more details about the selection of the I2C clock source.
2.2.4 I2C timing register

The I2C timing register is defined as the following table shows:

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>nw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SCLH[7:0]</td>
<td></td>
<td></td>
<td></td>
<td>SCL[7:0]</td>
<td></td>
</tr>
<tr>
<td>nw</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

PRESC[3:0] is used to prescale I2C clock source (I2CCLK); it allows the generation of a divided clock. The period of this divided clock \( t_{\text{PRESC}} \) is defined by:

\[
t_{\text{PRESC}} = (\text{PRESC}+1) \times t_{\text{I2CCLK}}
\]

The time unit \( t_{\text{PRESC}} \) is used for the generation of other I2C timings.

SCLDEL[3:0] is used to program the data setup time (\( t_{\text{SU;DAT}} \)) as shown in the following figure:

**Figure 3. Data setup time generation from SCLDEL**

SCLDEL is defined as follows:

\[
\left\{ \left[ t + t_{\text{SU;DAT(min)}} \right] / t_{\text{PRESC}} \right\} - 1 \leq SCLDEL
\]

SDADEL[3:0] is used to program the data hold time (\( t_{\text{HD;DAT}} \)) as shown in the following figure:
Figure 4. Data hold time generation from SDADEL

$t_{SYNC1}$ duration depends on these parameters:
- SCL falling time
- When enabled, input delay brought by the analog filter: $0.05 \mu s < t_{AF} < 0.26 \mu s$
- When enabled, input delay brought by the digital filter: $t_{DNF} = DNF \times t_{I2CCLK}$
- Delay due to SCL synchronization to I2CCLK clock (2 to 3 I2CCLK periods)

SDADEL is defined by:

\[
SDADEL \geq \frac{t_{f} + t_{HD;DAT(min)} - t_{AF(min)} - t_{DNF} - [3 \times t_{I2CCLK}]}{t_{PRESC}}
\]

\[
SDADEL \leq \frac{t_{V;DAT(max)} - t_{AF(max)} - t_{DNF} - [4 \times t_{I2CCLK}]}{t_{PRESC}}
\]

SCLH[7:0] and SCLL[7:0] are used to configure I2C speed frequency when master mode is selected. SCLH generates the high period of the SCL clock ($t_{HIGH}$) and SCLL generates the low period of the SCL clock ($t_{LOW}$). The figure below shows how these timings are deduced:

Figure 5. High and low period generation from SCLH and SCLL

$t_{SYNC2}$ duration depends on these parameters:
- SCL rising time
- When enabled, input delay brought by the analog filter: $0.05 \mu s < t_{AF} < 0.26 \mu s$
- When enabled, input delay brought by the digital filter: $t_{DNF} = DNF \times t_{I2CCLK}$
- Delay due to SCL synchronization to I2CCLK clock (2 to 3 I2CCLK periods)
SCL clock period \( t_{SCL} \) which defines I2C speed frequency \( (f_{SCL} = 1/t_{SCL}) \) is defined by:

\[
t_{SCL} = t_f + t_{LOW} + t_r + t_{HIGH}
\]

SCLH and SCLL are defined as follows:

\[
t_{HIGH(min)} \leq t_{AF(min)} + t_{DNF} + 2 \times t_{I2CCLK} + [(SCLH+1) \times t_{PRESC}]
\]

\[
t_{LOW(min)} \leq t_{AF(min)} + t_{DNF} + 2 \times t_{I2CCLK} + [(SCLL+1) \times t_{PRESC}]
\]

**Note:** SCLH and SCLL values depend on the rise and fall time.

The rise time is defined by:

\[
t_r = R_p \times C_b \times 0.8473 \quad (R_p \text{ is the pull-up resistor and } C_b \text{ is the bus capacitance})
\]

The fall time depends on the software configuration of the I/O. Please refer to “I/O AC characteristics” table in STM32 products datasheets to get the value of fall time.
This section describes how to use the I2C timing configuration tool.

**Figure 6. I2C timing configuration tool user interface**

![I2C Timing Configuration Tool](image)

**Note:** The “Reset” button resets the input parameters to their default configuration.

To get the value of the timing register, follow these steps:

1. **Select device mode by choosing “Master” or “Slave” in the list box.**
2. Configure the speed mode by selecting one of the following modes in the list box:
   - Standard mode: maximum frequency is 100 KHz.
   - Fast mode: maximum frequency is 400 KHz.
   - Fast mode Plus: maximum frequency is 1000 KHz.
3. **Set the desired I2C speed frequency (master clock).**
4. Set the value of I2C clock source frequency.
5. Specify if analog noise filter is enabled or not.
6. Specify if digital noise filter is used or not by setting the filter coefficient (this coefficient should be an integer from 0 to 15).
7. Set the value of rise time.
8. Set the value of fall time.
9. Click the RUN button:
   a) If the calculation of the timing register is completed, the following message is displayed:

   **Figure 7. Calculation is completed**

In this case, you can copy the generated value from TIMINGR register value test-box and use it to configure the I2C timing (a double click in the result box copies the value).

Here is an example showing how to use the generated value to initialize the I2C timing register using the standard peripheral library of STM32 products.

We suppose that:
- Master mode is selected and desired I2C speed frequency is 100 KHz in fast mode.
- The I2C clock source frequency is 48 MHz with SYSCLK as source.
- Analog and digital noise filters are disabled.
- Rise time value is 65 ns and the fall time value is 5 ns.

The generated value for this configuration is **0x0070D8FF**.

Follow these steps to configure the I2C peripheral:

1. Declare the I2C initialization structure:
   ```c
   I2C_InitTypeDef  I2C_InitStructure;
   ```

2. Initialize structure parameters:
   ```c
   I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
   I2C_InitStructure.I2C_AnalogFilter = I2C_AnalogFilter_Disable;
   I2C_InitStructure.I2C_DigitalFilter = 0x00;
   I2C_InitStructure.I2C_OwnAddress1 = 0x00;
   I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
   I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
   I2C_InitStructure.I2C_Timing = 0x0070D8FF;
   ```

3. Call I2C_Init() function:
   ```c
   I2C_Init(I2C1, &I2C_InitStructure);
   ```

b) If the user configuration does not provide a result compliant with the I2C timing specification, this message is displayed:
In this case, you should try to generate the timing register value with a different configuration.

Note: In case that the maximum hold time value violates the I2C timing specification, a warning message is displayed and the I2C timing is calculated:
4 Conclusion

This application note provides a brief description of the I2C timing register configuration and explains how to use the I2C timing configuration tool with the STM32 microcontroller devices.
5 Revision history

Table 4. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>24-Jan-2013</td>
<td>1</td>
<td>Initial release</td>
</tr>
<tr>
<td>07-Aug-2013</td>
<td>2</td>
<td>Document reformatted. Updated:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Introduction.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Table 1: Definition of terms.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Note 2 in Table 2: I2C timings specification (see I2C specification, rev.03, June 2007).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 2.2.4: I2C timing register.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Section 3: Tutorials:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Replaced &quot;0xA0120227&quot; by &quot;0x0070D8FF&quot;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>- Added Figure 9: Warning message and related note above.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Improved Figure 3, Figure 4 and Figure 5.</td>
</tr>
</tbody>
</table>
Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com