Introduction

This application note discusses how to select optimal power devices and control circuitry for alternating plasma display panel applications, concentrating on power circuits used to sustain plasma discharge on the panel.

Plasma Display Panels (PDP) are emerging as the leading candidate for large area wall-hanging color TVs and HDTVs [1]. Its large screen, wide viewing angle, and thinness have given it the edge over conventional displays. Scan, Energy Recovery (ERC) and Sustain (discharge) circuits are important blocks that fulfill important energy saving requirements.
Contents

1 PDP Module structure .................................................. 4

2 PDP basic ..................................................................... 5
   2.1 PDP cell structure .................................................... 5
   2.2 Panel memory characteristic ..................................... 6
   2.3 PDP driving sequence .............................................. 8

3 PDP Sustain circuit ......................................................... 9
   3.1 Sustain circuit operations .......................................... 12
      3.1.1 Positive pulse of Vyx .............................................. 12
      3.1.2 Positive discharge and clamping phase ................. 13
      3.1.3 Vyx back to zero ..................................................... 14
      3.1.4 Clamping to ground .............................................. 14
   3.2 Symmetrical Y - X phase .......................................... 15
   3.3 Reset phase ............................................................ 16

4 PDP Power Devices characteristics ................................. 17
   4.1 Power devices from ST .............................................. 17
      4.1.1 Measurement set-up ............................................. 18
      4.1.2 Energy recovery section .................................... 19
      4.1.3 Discharge section ............................................... 20
      4.1.4 Path section ....................................................... 20
      4.1.5 Set - reset section ............................................... 21
   4.2 Driving section ....................................................... 22
   4.3 Gate driver devices .................................................. 22
      4.3.1 Totem pole ........................................................ 23
   4.4 Input buffer section .................................................. 24

5 Bill of material and schematics ........................................ 25

6 Conclusions ................................................................. 28

7 References ...................................................................... 28

8 Revision history .............................................................. 29
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>PDP module structure</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>Cell structure</td>
<td>5</td>
</tr>
<tr>
<td>3</td>
<td>Memory effect - no charges</td>
<td>6</td>
</tr>
<tr>
<td>4</td>
<td>Memory effect - address phase</td>
<td>6</td>
</tr>
<tr>
<td>5</td>
<td>Memory effect - Wall charges deposit</td>
<td>6</td>
</tr>
<tr>
<td>6</td>
<td>Memory effect - discharge</td>
<td>7</td>
</tr>
<tr>
<td>7</td>
<td>Memory effect - wall charges deposit</td>
<td>7</td>
</tr>
<tr>
<td>8</td>
<td>Memory effect - discharge with reverse polarity</td>
<td>7</td>
</tr>
<tr>
<td>9</td>
<td>Subfield structure</td>
<td>8</td>
</tr>
<tr>
<td>10</td>
<td>Subfield structure – expression of gray level</td>
<td>9</td>
</tr>
<tr>
<td>11</td>
<td>Sustain circuit</td>
<td>10</td>
</tr>
<tr>
<td>12</td>
<td>Circuit scheme</td>
<td>11</td>
</tr>
<tr>
<td>13</td>
<td>Circuit scheme – positive pulse of $V_{yx}$</td>
<td>12</td>
</tr>
<tr>
<td>14</td>
<td>Equivalent circuit</td>
<td>12</td>
</tr>
<tr>
<td>15</td>
<td>Circuit scheme – positive discharge and clamping</td>
<td>13</td>
</tr>
<tr>
<td>16</td>
<td>Circuit scheme – $V_{yx}$ back to zero</td>
<td>14</td>
</tr>
<tr>
<td>17</td>
<td>Circuit scheme – clamping to ground</td>
<td>15</td>
</tr>
<tr>
<td>18</td>
<td>Circuit scheme – negative pulse of $V_{yx}$</td>
<td>15</td>
</tr>
<tr>
<td>19</td>
<td>Circuit scheme – negative discharge and clamping</td>
<td>15</td>
</tr>
<tr>
<td>20</td>
<td>Circuit scheme – $V_{yx}$ back to zero</td>
<td>16</td>
</tr>
<tr>
<td>21</td>
<td>Circuit scheme – clamping to ground</td>
<td>16</td>
</tr>
<tr>
<td>22</td>
<td>Circuit scheme – set and reset</td>
<td>17</td>
</tr>
<tr>
<td>23</td>
<td>Inductor current</td>
<td>19</td>
</tr>
<tr>
<td>24</td>
<td>Gate driver topology with L6385</td>
<td>23</td>
</tr>
<tr>
<td>25</td>
<td>Gate driver topology – L6388</td>
<td>23</td>
</tr>
<tr>
<td>26</td>
<td>STS01DTP06 Totem pole</td>
<td>24</td>
</tr>
<tr>
<td>27</td>
<td>Board schematic 1</td>
<td>26</td>
</tr>
<tr>
<td>28</td>
<td>Board schematic 2</td>
<td>27</td>
</tr>
</tbody>
</table>
Power supply, address buffer, logic and scan buffer boards are the fundamental blocks of a PDP. In particular, the energy recovery and sustain function are performed by the Y and X drive boards. Power MOSFETs, IGBTs, Diodes and Drivers are key products for ERC and sustain both in X and in Y drive boards. These products are also used for the path, set-reset function in the Y drive board only. Path switches are mandatory to isolate ERC and Sustain switches from the negative voltage applied to the display during the scan phase, while, set and reset switches determine identical initial condition of the plasma cells before each address cycle.

Figure 1. PDP module structure

ST's extensive portfolio covers the whole solution for an energy recovery circuit (ERC), sustain circuit, path circuit, and set-reset circuit, both from a power device and IC driver perspective.

The ST solution takes into account all fundamental requirements like cost, component count, reliability and power consumption.

Reduced power losses and higher switching frequency are the main benefits of ST's advanced technology.
2 PDP basic

Basic knowledge on Plasma Display Panel encompasses manufacturing issues in cell structure, physics principle in the memory effect, and display algorithms needed to create a range of colors.

2.1 PDP cell structure

*Figure 2* shows the structure of a plasma display glass panel, [2].

An AC PDP display is composed of front and rear glass substrates sandwiched together and then sealed. The air is vacuumed out and a mixture of inert gases (Ne and Xe) is injected between the glass substrates. The separation between the two opposing substrates is about 100um and the space between them is filled with a gas mixture of Ne and Xe. The front glass substrate has a first electrode (X electrode) and a second electrode (Y electrode) which operate as sustain electrodes. The X and Y electrodes are coated with bus electrodes, dielectric layer, and MgO layer in sequence. The MgO protects the dielectric from plasma damage and also aids the plasma in sustaining a discharge through secondary electron emission from its surface. In addition, equivalent capacitor exists between the X and Y electrodes. On the surface of the rear glass substrate, as opposed to the front glass substrate, a third electrode operating as an address electrode (A electrode) is formed to be orthogonal to the X and Y electrodes. Electrically, the entire assembly can now be considered as a three-electrode capacitor. A cross point is formed where the X, Y and A electrodes meet. Three adjacent red, blue and green cross points form a color picture element (pixel) of the panel. In operation, an AC voltage sufficiently high will ionize the gas to create the plasma. Then, the ultraviolet light from the plasma excites the phosphor to create the color image.

Each pixel can be independently controlled and can assume different color gradations. The number of pixels available determines the resolution of the glass panel vertically and horizontally.
2.2 Panel memory characteristic

The AC PDPs provide inherent memory characteristics \([3], [4]\), as explained in the following figures.

In general, the AC sustain square pulse voltage (\(V_{xy}\)), whose voltage Vs is smaller than the gas breakdown voltage Vbd, cannot initiate a discharge, as shown in Figure 3.

**Figure 3. Memory effect - no charges**

![Figure 3](image)

If data pulses Vd are applied to the address electrodes, while scan pulses -Vy are sequentially applied to each Y electrode, the voltage (Vd + Vy) is higher than Vbd and a weak discharge ignites, as shown in Figure 4.

**Figure 4. Memory effect - address phase**

![Figure 4](image)

Charges, called wall charges (or wall voltage Vw), deposit on the dielectric layer and reduce the effective voltage across the gap. Then, the discharge ceases after a short time, as shown in Figure 5.

**Figure 5. Memory effect - Wall charges deposit**

![Figure 5](image)
When the polarity of the sustain pulse is reversed, the potential difference across the gap becomes larger than Vbd by an amount determined by the wall charges, and a new large discharge of different polarity occurs, as shown in Figure 6.

**Figure 6. Memory effect - discharge**

The build-up of wall charges again terminates the discharge, as shown in Figure 7.

**Figure 7. Memory effect - wall charges deposit**

The next discharge starts as the polarity of the sustain pulse is reversed, as shown in Figure 8.

**Figure 8. Memory effect - discharge with reverse polarity**

Once the discharge is initiated, it continues as long as the sustain pulse is applied. Due to this memory characteristic of AC PDPs, lower sustain voltage (< Vbd) pulses can maintain the ac PDPs to light.

In other words, the process of panel image displaying depends on a former process of panel addressing. In fact, during the address phase a small amount of charges (wall charges) deposit on the selected electrodes without any visible light emission. This reduces the
threshold voltage for discharge, and consequently, during sustain phase only selected cells ignite and emit light.

2.3 PDP driving sequence

The most common method of displaying one picture field is using the Address Display-Separation method (ASD).

All X electrodes are bused together and connected to a sustain driver, while the Y electrodes are connected to sustain driver through several scan ICs. One TV field is divided into 10 subfields (SFs) in a 10-bit codification case, and each consists of a reset period, an address period, and a display period (Figure 9).

On every subfield, each cell is addressed, sustained and erased.

Figure 9. Subfield structure

During the reset period a slow ramping positive voltage up to 400 V followed by slow ramping negative voltage down to -150 V is applied across the X and Y electrodes to put out ionization and to set an identical initial condition for all the panel cells. In the address period, the Y electrodes receive scan pulses, along with data pulses on the address electrodes, in order to control wall charges in appropriate cells according to the image to be displayed. Note that reset period and address period have the same duration in each subfield, only the number of sustain pulses varies among different subfields.

During sustain period, selected cells are sustained in order to display the whole image on the panel. Gray scales are expressed by using the binary-coded light-emission-period method. The display periods are filled with trains of constant width and constant period pulses, and their lengths are arranged according to the binary sequence, 1: 2: 4: 8: 16: 32: 64: 128: 256: 512. Therefore, gray levels of $2^{10}$ for each color (R, G, and B) can be expressed with an 10-bit sequence. This means that each color element has 1024 color possible graduations and each pixel has $1024 \times 1024 \times 1024 = 1$ billion colors. Figure 10 shows a simplified 8-bit system with 8 subfields. The subfields are weighted according to their binary values and a typical TV field is 1/50 of a second.
In a Plasma Display Panel, frequent discharges are made to occur by alternately charging each side of the panel to a critical voltage, allowing images to be displayed. This alternating voltage is called the sustain voltage, and the sustain circuit (or sustainer) is needed to provide it to the display [5].

If a pixel has been driven "ON" during address period, the sustainer maintains the "ON" state of that pixel by repeatedly discharging that pixel cell during the whole sustain period. If a pixel has been driven "OFF" by an address driver, the voltage across the cell is never high enough to cause a discharge, and the cell remains "OFF" during the sustain period.

The sustain circuit must drive all panel pixels at once. This means that the capacitance as seen by the sustainer is typically very large. In a 42-inch panel with 852x480 pixels, the total capacitance of all the pixel cells, \( C_p \), could be as much as 80 nF.

The key parameters in the sustainer study are:
- \( C_p \) - Panel equivalent capacitance
- \( V_s \) - Sustain Voltage
- \( f \) - Sustainer Switching frequency
- \( f_{av} \) - average sustainer switching frequency

Conventional sustain circuit (half bridge topology) drives the panel directly, and thus \( \frac{1}{2} C_p V_s^2 f_{av} \) power is dissipated in the sustainer when the panel is subsequently discharged to ground.

In a complete sustain cycle, each side of the panel is charged to \( V_s \) and subsequently discharged to ground. Therefore, a total of \( 2C_p V_s^2 f_{av} \) power is dissipated in a complete sustain cycle.
Conventional sustain circuit (half bridge topology) drives the panel directly, and thus $1/2C_p V_s^2 f_{av}$ is dissipated in the sustainer when the panel is subsequently discharged to ground.

In a complete sustain cycle, each side of the panel is charged to $V_s$ and subsequently discharged to ground. Therefore, a total of $2C_p V_s^2 f_{av}$ is dissipated in a complete sustain cycle.

**Figure 11. Sustain circuit**

![Sustain circuit diagram]

The power dissipation in the sustainer is then $2C_p V_s^2 f_{av}$, where $f_{av}$ is the average sustain cycle frequency.

For $C_p=80 \text{ nF}$, $V_s=200 \text{ V}$, and $f_{av}=100 \text{ kHz}$, the power dissipation in the sustainer, resulting from driving the capacitance of the panel, could be as high as 640 W.

If an inductor is placed in series with the panel, then $C_p$ can be charged and discharged through the inductor. This would ideally result in zero power dissipation since the inductor would store all of the energy otherwise lost in the output resistance of the sustainer and transfer it to or from $C_p$. However, switching devices are needed to control the flow of energy to and from the inductor, as $C_p$ is charged and discharged, respectively, and this leads to power losses.

The "ON" resistance, output capacitance, and switching transition time are characteristics of these switching devices that can result in significant energy loss. The amount of energy that is actually lost due to these characteristics, and hence the efficiency, is determined largely by how well the circuit is designed to minimize these losses. In addition to charging and discharging $C_p$, the sustainer must also supply the large gas discharge current for the plasma panel. This current, $I$, is proportional to the number of pixels that are "ON" in the same TV frame. The resulting instantaneous power dissipation is $I^2 R$, where $R$ is the output resistance of the sustainer. Thus, the power dissipation due to the discharge current is proportional to $I^2$, or the square of the number of pixels that are simultaneously "ON".

There are two ways to minimize this dissipation. The first is to reduce the output resistance of the sustainer by using very low resistance output drivers, and the second is to minimize the number of pixels that are "ON" at any time.

The switching power losses due to the panel capacitance during sustain period in AC PDP driving system can be minimized using a specific energy recovery circuit. The most common sustain/energy recovery circuit topology refers to Weber topology (**Figure 12**).
Weber topology provides a new sustainer circuit that recovers the energy otherwise lost in charging and discharging the panel capacitance, \( C_p \). The efficiency with which the sustainer recovers this energy is defined as the "recovery" efficiency. In particular, when \( C_p \) is charged to \( V_s \) and then discharged to zero, the energy that flows into and out of \( C_p \) is \( E = \frac{C_p V_s^2}{2} \).

The recovery efficiency is defined by:

**Equation 1**

\[
\text{Eff} = 100 \cdot \frac{C_p V_s^2 - E_\text{LOST}}{C_p V_s^2} = 100 \cdot \left(1 - \frac{E_\text{LOST}}{C_p V_s^2}\right)
\]

where \( E_\text{LOST} \) is the energy lost in charging and discharging \( C_p \) in the sustain circuit without energy recovery.

It is worth noting that the recovery efficiency is not the same as the conventional power efficiency defined in terms of the power delivered to a load, since no power is delivered to the capacitor \( C_p \). It is simply charged and then discharged. The recovery efficiency is a measure of the energy loss in the sustainer, and could reach a value higher than 90%.

Summarizing, the panel's pixels are connected in parallel and can be represented as an equivalent panel capacitor \( C_p \). A proper switching sequence, together with the energy recovery circuit, allows this circuit to produce an AC voltage required to illuminate, recover residual energy and reset the cells of the panel.

Referring to the schematic in **Figure 12**, Power devices in the Sustain circuit topology can be grouped into four circuit sub-functions:

1. Energy recovery circuit (ERC) which consists of T1, T2, T11, T12, D1, D2, D3, D4, D5, D6, D7, D8
2. Sustain circuit (discharge circuit or sustainer) which consists of T3, T4, T9, T10
3. Path circuit which consists of T5, T6
4. Set and Reset circuit which consists of T7, T8
3.1 Sustain circuit operations

Sustain circuit operations describe the way to generate a square waveform on the panel capacitor. This section describes how to charge and discharge the panel capacitor in order to perform the sustain phase.

3.1.1 Positive pulse of \( V_{yx} \)

After the reset period, we can suppose that all cells on the panel have been already addressed during the address period. This means that the cells to be displayed have accumulated enough wall charge to be ignited, due to cell memory effect. We can assume also that \( CS1 \) and \( CS2 \) have already their steady state voltage value, this means they have initial voltage of \( V_s/2 \) from previous sustain cycles.

In order to produce a positive voltage across the panel (\( V_{yx} \) positive), \( T1, T5, T6 \) and \( T10 \) are turned ON and \( D1 \) is forward biased. \( CS1 \) charges and raises the voltage across the panel capacitor \( Cp \) in a resonant way. This step is a part of the energy recovery phase since it recovers the energy stored in the capacitor \( CS1 \) from previous sustain cycles back to the panel.

![Figure 13. Circuit scheme – positive pulse of \( V_{yx} \)](image)

The equivalent circuit during the LC resonant period of the energy recovery circuit is:

![Figure 14. Equivalent circuit](image)

In Figure 14, \( R \) represents the parasitic resistance including on-resistances of switches and \( V_{ON} \) represents the diode forward drop. Based on this figure, the panel voltage \( V_{yx} \) can be obtained as follows:

**Equation 2**

\[
V_{yx} = \left( \frac{V_s}{2} - V_{ON} \right) \left[ 1 - e^{-\frac{t}{\tau}} \left( \cos \alpha + \frac{R}{\omega L} \sin \alpha \right) \right]
\]
Where \( \tau = \left(\frac{\omega R}{L}\right) \) and \( \omega = \sqrt{\frac{1}{L C P} - \left(\frac{R}{2L}\right)^2} \)

If \((2L/R)^2\) and \((\omega R/L)\) can be ignored, the equation \((\text{Equation 2})\) can be simply re-written as:

\[
\text{Equation 3} \quad V_{yx} = \left(\frac{V_s}{2} - V_{ON}\right) \left[1 - e^{\frac{1}{2} \cos \omega \tau}\right]
\]

Where \( \omega' = \sqrt{\frac{1}{L C P}} \)

If \( \omega = \pi \) then the peak value is:

\[
\text{Equation 4} \quad V_{yx,\, pk} = \left(\frac{V_s}{2} - V_{ON}\right) \left[1 - e^{\frac{\pi R}{2 L C P}}\right]
\]

\text{Equation 4} \text{ states that an increase of the parasitic resistance causes the recovery efficiency to be degraded. Naturally, it is necessary to reduce the parasitic resistance by designing the circuit board optimally as well as choosing switching devices with small on-resistance and low on-drop voltage to minimize the hard-switching stress and improve the recovery performance. On the other hand, reduction of the inductor value produces similar results and, thus, using a too small value of \( L \) is not desirable with respect to driving loss.}

### 3.1.2 Positive discharge and clamping phase

\text{Figure 15} \text{ shows both panel discharge and the camping current paths. In the first phase the ionized gas could be represented as a non linear resistor and the peak current during this period is higher than that during energy recovery. The worst condition is represented when all cells in the panel must be ignited (full white screen condition), and in this case the discharge current could be higher than 120 A for a standard definition (SD) 42-inch PDP set. Further increase in the current value is expected in HD PDP as the number of pixels increases.}

\text{Figure 15. Circuit scheme – positive discharge and clamping}
The discharge current has also a sinusoidal profile, and is conducted by T3, T6, T5, Cp, and T10. Once the panel is charged to Vs and visible light is emitted, current stops flowing and the gas inside the glass stops ionizing. (Note that the use of IGBTs in the discharge section requires extra care; indeed power devices require freewheeling diodes to carry reverse current due to the tank circuit formed between the panel capacitor Cp, L1 and the bus capacitance).

At this time D1 is reverse biased and its reverse current charges the inductance L1. The energy stored in the inductance is removed through the clamping current, and the clamping current path is carried out by T3, D3, and D2. In this phase the reverse current of D1 is a key parameter in power loss reduction. In fact, a lower clamping current means lower conduction losses in T3, D2 and D3. Depending on the topology used, and in particular the clamping diode's position, the time spent to evacuate the energy stored in the inductance can vary significantly.

3.1.3 \( V_{yx} \) back to zero

The next phase consists of bringing back to zero the panel capacitor voltage and reverse the polarity of the voltage across Y-X electrodes.

In order to efficiently decrease the voltage on the panel capacitor, the energy stored in Cp could be recovered back in the recovery capacitor CS1. This can be done by turning ON T2, T6, T5, and T10.

The current path is shown in Figure 16. This current stops flowing when the voltage across the panel capacitance \( V_{yx} \) and CS1 reach the same value (Vs/2). The profile of this current is half sinusoidal and its direction is from the panel Cp back to CS1.

Figure 16. Circuit scheme – \( V_{yx} \) back to zero

3.1.4 Clamping to ground

In order to bring completely to zero the panel capacitance, T10, T5, T6, and T4 are turned ON, creating a current path across the panel through the equivalent resistances of power devices and parasitic elements of the circuit.
3.2 Symmetrical Y - X phase

A similar switching sequence is applied in order to reverse the polarity across Y-X electrodes (X electrode more positive than Y electrode)

In particular, this can be briefly described as:

a) Energy recovery, path and discharge switches, T12, T5, T6, and T4 are turned ON, and the current flows from CS2 to Cp.

b) Discharge and Clamp phases: T9, T4, T5, T6 are turned ON and the current flows from Vs to Cp and through T9, L7, D7, D8.
c) Energy Recovery phase: T4, T5, T6, and T11 are turned ON, and the current flows from Cp to CS2.

Figure 20. Circuit scheme – $V_{yx}$ back to zero

It can be noted that during sustain phase, path switches T5 and T6 are always turned ON, and they see both energy recovery current and discharge current which explains the need for low voltage drop devices.

3.3 Reset phase

At the end of each subfield, the cells are reset applying a positive ramp voltage followed by a negative one.

During positive reset, T10, T5, T7 are turned ON. During negative reset T10 and T8 are turned ON.
4  PDP Power Devices characteristics

A clear idea of circuit operation will help us to highlight the main features of the devices involved. In particular the analysis can be split in power devices analysis and driving devices analysis, in order to address specific characteristics of each device.

4.1  Power devices from ST

Power devices in PDP have common characteristics that range from high peak current capability and low forward voltage drop to fast turn-ON capability. The current both in the Energy Recovery Circuit (ERC) and in the Discharge Circuit (DC) follows a half sinusoidal pattern. ERC and DC could be simply classified as soft switching converters. In fact, the circuit can be considered as a series resonant LCR circuit, so the current at turn-ON is zero (zero current switching) and the voltage at turn-OFF is zero (zero voltage switching).

Since a MOSFET has an intrinsic body diode across it, a MOSFET does not require an anti-parallel diode when selected as power devices on the discharge circuit, while an IGBT needs a specific freewheeling diode. For ER circuit, the Power Switch does not require an anti-parallel diode since reverse current is blocked by the diodes in series with the devices (D1, D3, D5 and D7), thus MOSFET or IGBT can be used as power devices on the ER circuit.

Diodes D2, D4, D6 and D8 provide additional protection clamping the voltage on the inductors avoiding damage to devices on the ER circuit.

Path circuit has to carry both ER and Discharge currents, thus it is required to have very low voltage drop. It can be noted that during ER and Discharge cycles, the pass circuit remains on. The Path circuit switches on and off only during reset period which happens at the end of each subfield, which means that the maximum frequency is in the range of 1 kHz. The Path circuit is a bidirectional circuit, so a MOSFET, that can carry current in both directions, could be used for this circuit.

ST has a broad range of products covering the power section ranging from MOSFET and IGBT to dedicated Diodes.
4.1.1 Measurement set-up

Power losses and thermal analysis measurements were performed based on an average switching frequency. In fact, switching performances have to be related to the maximum frequency in the system, usually 250 kHz, whereas power losses and thermal management have to be related to an average frequency. The Average Switching frequency takes into account the fact that during a picture time, the power devices do not switch at the maximum frequency for the whole time, but only during the sustain phases. The sustain duration, and consequently the number of sustain pulses, increases starting from subfield 1 to subfield 10. Average frequency can be calculated starting from sustain duty ratio.

Note: Sustain duty = picture time - reset period x SF - N x SF x scan speed [µs / line]
Picture time = 16.67 ms
Reset period = 250 µsec
SF = number of sustain pulses
N = number of lines

The sustain duty ratio is carried out for a 10 subfield case in both single scan and dual scan operations, varying the scan speed duration (time needed to scan a single line in the display), for VGA (480 lines), XGA (768 lines) and HD (1080 lines).

According to the following formula,

\[ f_{av} = f_{switching} \times \text{Sustain Duty} \]

For a VGA display \( \rightarrow \text{Sustain Duty} = 0.27 \div 0.56 \rightarrow f_{av} = 68 \div 140 \text{ kHz} \)

This means that power devices in ERC and discharge circuit need to be designed for an average frequency of 140 kHz (maximum) in terms of power losses and thermal management. Clearly peak current and peak voltage rating do not change when we perform this averaged analysis.

### Table 1. 10 subfield / single scan

<table>
<thead>
<tr>
<th>Scan speed</th>
<th>VGA 480</th>
<th>XGA 768</th>
<th>HD 1080</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 µsec</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2.5 µsec</td>
<td>0.130</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>2 µsec</td>
<td>0.274</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>1.5 µsec</td>
<td>0.418</td>
<td>0.159</td>
<td>-</td>
</tr>
<tr>
<td>1 µsec</td>
<td>0.562</td>
<td>0.389</td>
<td>0.202</td>
</tr>
</tbody>
</table>

### Table 2. 10 subfield / dual scan

<table>
<thead>
<tr>
<th>Scan speed</th>
<th>VGA 480</th>
<th>XGA 768</th>
<th>HD 1080</th>
</tr>
</thead>
<tbody>
<tr>
<td>3 µsec</td>
<td>0.418</td>
<td>0.158</td>
<td>-</td>
</tr>
<tr>
<td>2.5 µsec</td>
<td>0.490</td>
<td>0.274</td>
<td>0.040</td>
</tr>
<tr>
<td>2 µsec</td>
<td>0.562</td>
<td>0.389</td>
<td>0.202</td>
</tr>
<tr>
<td>1.5 µsec</td>
<td>0.634</td>
<td>0.504</td>
<td>0.364</td>
</tr>
<tr>
<td>1 µsec</td>
<td>0.706</td>
<td>0.620</td>
<td>0.526</td>
</tr>
</tbody>
</table>
Typical voltage requirements for a PDP are:
- Sustain voltage $V_s = 200\, \text{V}$
- Set voltage $V_{\text{set}} = 400\, \text{V}$
- Reset voltage $V_{\text{reset}} = -150\, \text{V}$

4.1.2 Energy recovery section

For Energy recovery circuit, the maximum voltage stress is $V_s/2 \approx 100\, \text{V}$, and the current stress depends on the device. The clamping diodes have to withstand a current lower than 10 A, whilst the ERC switches and the ERC diodes have to be able to handle a resonant half-sinusoidal current up to 100 A peak.

The typical current waveform in the Energy recovery circuit is shown in Figure 23. The key parameters of the DERC diode for the energy recovery circuit have been optimized in order to decrease power losses.

For ER circuit new devices with low voltage drop and very fast turn ON have been developed.
- Energy recovery diodes STTH60P03, STTH40P03

Energy recovery diodes (D1, D3, D5, and D7) have been tailored on this application optimizing key parameters to reduce power losses $[6], [7]$. They have the ability to handle large repetitive peak current ($I_{\text{RP}}$), in conjunction with a lower reverse current ($I_{\text{RM}}$) and peak forward voltage ($V_{\text{FP}}$).

Table 3. STTH60P03 Features

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test conditions</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{\text{RM}}$</td>
<td>Reverse recovery current $T_j = 100^\circ\text{C}$</td>
<td>$I_F = 60, \text{A}$ $V_R = 100, \text{V}$ $dI_F/dt = 200, \text{A/\mu s}$</td>
<td>6</td>
<td>7.5</td>
<td></td>
<td>A</td>
</tr>
<tr>
<td>$S_{\text{factor}}$</td>
<td>Softness factor</td>
<td>$T_j = 25^\circ\text{C}$</td>
<td>$I_F = 60, \text{A}$ $dI_F/dt = 400, \text{A/\mu s}$</td>
<td>0.5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$V_{\text{FP}}$</td>
<td>Peak forward voltage $T_j = 25^\circ\text{C}$</td>
<td>$I_F = 60, \text{A}$ $dI_F/dt = 400, \text{A/\mu s}$</td>
<td>2.5</td>
<td>3.5</td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>
● Clamping diodes STTH2003, STTH1003

Diodes D2, D4, D6, and D8 provide additional protection to clamp the voltage on the inductors [8], [9]. Overvoltage is due to ER diodes reverse current that store energy in the inductors. The fact that reverse current IRM of ERC diodes stores energy in the inductors (and can cause overvoltage if we do not use clamping diodes D2, D4, D6, and D8), demonstrates that the IRM in ERC diodes is a key parameter to take into account. In fact, IRM causes power losses both in Clamping diodes and Discharge switches.

Table 4. Clamping diodes features

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>STTH1003</td>
<td>10</td>
<td>300</td>
<td>13</td>
<td>175</td>
<td>0.9</td>
<td>DPAK, TO-220FP, D2PAK</td>
</tr>
<tr>
<td>STTH2003</td>
<td>2x10</td>
<td>300</td>
<td>35</td>
<td>175</td>
<td>1</td>
<td>DPAK, TO-220FP, D2PAK, TO220</td>
</tr>
</tbody>
</table>

● Energy recovery MOSFET ST75N20

T1, T2, T11, and T12 are the power switches used in the Energy recovery circuit. Due to the reactive nature of the load, the voltage across the power switch falls rapidly followed by a rapid rise in the current. This explains why a fast turn-ON is needed, and low conduction losses (low drop) can be achieved only reducing the RDSON. The STW75N20 Power MOSFET in proprietary STripFET™ technology, thanks to its low RDSON and low gate charge is perfectly tailored for the application [9].

Table 5. ERC MOSFET features

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>ST75N20</td>
<td>200</td>
<td>0.028</td>
<td>75/300</td>
<td>300</td>
<td>TO-247, TO-220, D2PAK</td>
</tr>
</tbody>
</table>

4.1.3 Discharge section

When the panel discharges, a sinusoidal shaped current will go through the discharge switches. The current could reach a peak value higher than 120 A in worst condition (full white screen), thus low RDSON and fast turn-ON are required.

Maximum voltage stress for discharge circuit is Vs = 200 V

● Discharge MOSFET STW52NK25Z

The STW52NK25Z Power MOSFET in property superMESH™ technology, and due to its low RDSON and low gate charge is perfectly tailored on the application [10].

Table 6. Sustain MOSFET features

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>STW52NK25Z</td>
<td>250</td>
<td>0.033</td>
<td>52/208</td>
<td>300</td>
<td>TO-247</td>
<td>STW52NK25Z</td>
</tr>
<tr>
<td>STW54NK30Z</td>
<td>300</td>
<td>0.060</td>
<td>54/200</td>
<td>300</td>
<td>TO-247</td>
<td>STW54NK30Z</td>
</tr>
</tbody>
</table>

4.1.4 Path section

For Path circuit, MOSFET is the preferred device since this circuit is required to conduct current in both directions. The switching frequency is low, and the RMS current through this
circuit is very large since it has to conduct both ER and discharge currents. Both STripFET\textsuperscript{TM} and superMESHTM Power MOSFETs technologies from ST are ideal for this application since they allow the die to have very high current density and therefore reduce the number of paralleled devices required to maintain very low voltage drop [9], [10], [11], [12].

For path switch in T6 position, the maximum voltage stress is \((V_s + V_{set}) / 2 \approx 300\) V, while for path switch in T5 position, the maximum voltage stress is \((V_{set} + |V_{reset}|) / 2 \approx 275\) V.

Table 7. Path MOSFET features

<table>
<thead>
<tr>
<th>P/N</th>
<th>(V_{DSS} [V])</th>
<th>(R_{DSON} [\Omega])</th>
<th>(I_D/I_{DMAX} [A])</th>
<th>(P [W])</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST60NK30ZD1</td>
<td>300</td>
<td>0.045</td>
<td>60/240</td>
<td>450</td>
<td>Die or MAX247</td>
</tr>
<tr>
<td>STW52NK25Z</td>
<td>250</td>
<td>0.033</td>
<td>52/208</td>
<td>300</td>
<td>TO-247</td>
</tr>
<tr>
<td>ST75N20</td>
<td>200</td>
<td>0.028</td>
<td>75/300</td>
<td>300</td>
<td>TO-247, TO-220, D\textsuperscript{2}PAK</td>
</tr>
<tr>
<td>ST40N20</td>
<td>200</td>
<td>0.045</td>
<td>40/160</td>
<td>160</td>
<td>TO-247 TO-220 D\textsuperscript{2}PAK TO220FP</td>
</tr>
</tbody>
</table>

4.1.5 Set - reset section

The set and reset circuit applies asymmetrical AC voltage across the panel in order to evacuate any remaining surface charge from the cells. This is usually done at the end of each subfield (or the beginning of the next subfield), and the power devices on this circuit operate in the linear mode. This means that the voltage drop is very large but the current through the device is relatively low. Due to the requirement of asymmetrical Set and Reset voltages, Power switches in the set and reset circuits have to block up to 600 V. Typical voltage value for Set function is 400 V and for Reset function is -150 V. This means that the maximum voltage stress for Set circuit T9 is \((V_s + V_{set}) = 600\) V while the maximum voltage stress for reset circuit T10 is \(V_{set} + |V_{reset}| = 550\) V.

ST offers two families of products for this section both appreciable for their ruggedness for linear applications.

Example device is STGP10NB60S in the IGBT Planar technology [13]:

Table 8. Set – reset IGBT features

<table>
<thead>
<tr>
<th>P/N</th>
<th>(V_{CES} [V])</th>
<th>(V_{CE(SAT)} [\Omega])</th>
<th>(I_C [A])</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>STGP10NB60S</td>
<td>600</td>
<td>1.7</td>
<td>10</td>
<td>D\textsuperscript{2}PAK</td>
</tr>
</tbody>
</table>

Further examples of devices are superMESHTM devices as follows [14], [15].

Table 9. Set-reset MOSFET features

<table>
<thead>
<tr>
<th>P/N</th>
<th>(V_{DSS} [V])</th>
<th>(R_{DSON} [\Omega])</th>
<th>(I_D/I_{DMAX} [A])</th>
<th>(P [W])</th>
<th>Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>ST9NK70Z</td>
<td>700</td>
<td>1</td>
<td>7.5/30</td>
<td>115</td>
<td>TO-220 D\textsuperscript{2}PAK TO220FP</td>
</tr>
<tr>
<td>ST14NK60Z</td>
<td>600</td>
<td>0.5</td>
<td>13.5/54</td>
<td>160</td>
<td>TO-220 D\textsuperscript{2}PAK TO220FP</td>
</tr>
</tbody>
</table>
4.2 Driving section

Driving section devices range from gate driver devices to input buffer ones. Gate driver function is carried out by a gate driver IC and a push pull amplifier.

Driving section can be split in:

- Gate driver section: L6385 or L6388
- Push pull section: STS01DTP06
- Input buffer section 74VHCT541

4.3 Gate driver devices

ST offers the widest series among the High Voltage Half-Bridge Gate Drivers (the L638x series), manufactured with BCD"OFF-LINE" technology. They are able to work in applications with with voltages to 600 V. In the L638x series the two selected drivers are the L6388 [16] and the L6385 [17], which can drive two Power MOSFETs or IGBTs, one high-side and one low-side, in a Half-Bridge or different topology. L6388 is especially effective in applications where logic input must be compatible with 3.3 V Logic. Another key feature of the L6388 is that it provides effective anti-shoot-through circuitry which prevents two Power MOSFETs or IGBTs from being turned ON at the same time. This is achieved by introducing a 200 ns time interval, a "dead time" between the moment one of the components is turned OFF and the other is turned ON. L6385 is able to drive asymmetrical half bridge, but its logic input is not compatible with 3.3V Logic.

The main features of these HV Gate Drivers are:

- dV/dt immunity +- 50 V/nsec in full temperature range
- Driver current capability:
  - 400 mA source
  - 650 mA sink
- Switching time 50/30 nsec rise/fall with 1 nF load
- Under voltage lock-out on lower and upper driving section
- Internal bootstrap diode
- Outputs in phase with inputs

Due to different characteristics, the topologies used in Energy Recovery Circuit and Sustain Circuit depend on the driver used as shown in Figure 24 and Figure 25.
Due to current value in bootstrap charge, the internal diode cannot be used, thus external diode SMBY01-400 [20] must be used. Further details on L6585 and L6588 application can be found in [18] and [19].

4.3.1 Totem pole

In order to match inherent power devices characteristics, (as high gate charge) with drivers current capability, totem pole STS01DTP06 [21] in a push pull configuration is used in the application. The STS01DTP06 is housed in the SMD dual island SO-8 package and allows an optimized electronic solutions, by improving circuit efficiency, saving space and reducing component count on the board.

The STS01DTP06 is a hybrid complementary NPN and PNP bipolar transistor manufactured using the latest low voltage planar technology. Extremely efficient performance is obtained by combining high pulse current, excellent gain and fast speed,
resulting in low losses in high frequency applications. The STS01DTP06 offers a 30 V NPN and PNP combination supporting a continuous collector current of 3 A and the minimum gain of the two transistors is 100 at 1 A collector current. The transistor elements are fully independent so that higher assembly flexibility is guaranteed. Concerning PDPs, this means that the turn-ON and the turn-OFF resistors could be different.

**Figure 26.** STS01DTP06 Totem pole

The STS01DTP06 main features are summarized in **Table 10:**

**Table 10.** STS01DTP06 Features

<table>
<thead>
<tr>
<th>Part number</th>
<th>$V_{CEO}$[V]</th>
<th>$I_c$[A]</th>
<th>$P_{tot}$[W]</th>
<th>$h_{FEmin}$</th>
<th>$V_{CE(sat)}$@ MAX [V]</th>
<th>$I_e$[A]</th>
<th>$I_b$[mA]</th>
</tr>
</thead>
<tbody>
<tr>
<td>NPN</td>
<td>PNP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STS01DTP06</td>
<td>30</td>
<td>3</td>
<td>1.6</td>
<td>100</td>
<td>0.7</td>
<td>2</td>
<td>100</td>
</tr>
</tbody>
</table>

### 4.4 Input buffer section

The 74VHCT541 is an advanced high-speed CMOS OCTAL BUS BUFFER (3-STATE) fabricated with sub-micron silicon gate and double-layer metal wiring C2MOS technology, available in TSSOP package [22].

In order to enhance PC board layout, the 74VHCT541 offers a pin-out having inputs and outputs on opposite sides of the package. The device is characterized by high speed and low power dissipation. Power down protection is provided on all inputs and 0 to 7 V can be accepted on inputs with no regard to the supply voltage. This device can be used to interface 5 V to 3 V. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.
## 5 Bill of material and schematics

Table 11 gives the BOM and the schematics of the demo board.

<table>
<thead>
<tr>
<th>Item</th>
<th>Qty</th>
<th>Reference</th>
<th>Value &amp; comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>5</td>
<td>C1,C4,C23,C26, C44</td>
<td>2.2 µF 50 V</td>
</tr>
<tr>
<td>2</td>
<td>5</td>
<td>C2,C3,C24,C25,C45</td>
<td>100 nF 50 V</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>C5,C6, C20,C21</td>
<td>2.2 nF 400 V</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>C16,C17,C18,C19</td>
<td>3.3 µF 250 V</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>C22</td>
<td>104 K 250 V</td>
</tr>
<tr>
<td>6</td>
<td>8</td>
<td>C27,C28,C29,C30,C48,C49,C50,C51</td>
<td>100 µF 250 V</td>
</tr>
<tr>
<td>7</td>
<td>2</td>
<td>C35,C36</td>
<td>100 µF 25 V</td>
</tr>
<tr>
<td>8</td>
<td>7</td>
<td>C37,C38,C39,C40,C41,C42,C43</td>
<td>100 pF 10 V</td>
</tr>
<tr>
<td>9</td>
<td>2</td>
<td>C46,C47</td>
<td>X1 Capacitor modeling the panel</td>
</tr>
<tr>
<td>10</td>
<td>4</td>
<td>D1,D7</td>
<td>SMBY01-400</td>
</tr>
<tr>
<td>11</td>
<td>2</td>
<td>D2,D10</td>
<td>STTH60P03SW</td>
</tr>
<tr>
<td>12</td>
<td>3</td>
<td>D3,D8</td>
<td>STTH2003CG</td>
</tr>
<tr>
<td>13</td>
<td>3</td>
<td>D14</td>
<td>DIODE Z.16 V</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>F1</td>
<td>5A 250 V Fuse</td>
</tr>
<tr>
<td>15</td>
<td>2</td>
<td>F2,F3</td>
<td>1A 125 V</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>J1</td>
<td>HEADER 9</td>
</tr>
<tr>
<td>17</td>
<td>2</td>
<td>J4,J13</td>
<td>Connector 2 PINS</td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>J7</td>
<td>GND-STAR Connector</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>J18</td>
<td>HEADER 30</td>
</tr>
<tr>
<td>20</td>
<td>2</td>
<td>L5,L6</td>
<td>500 nH inductor</td>
</tr>
<tr>
<td>21</td>
<td>2</td>
<td>L12,L14</td>
<td>10 µH inductor</td>
</tr>
<tr>
<td>22</td>
<td>2</td>
<td>R2,R19</td>
<td>2.2 Ω SMD resistor</td>
</tr>
<tr>
<td>23</td>
<td>8</td>
<td>R7,R8,R9,R10,R17,R18,R21,R22</td>
<td>3.9 Ω SMD resistor</td>
</tr>
<tr>
<td>24</td>
<td>2</td>
<td>R1, R20</td>
<td>36 Ω SMD resistor</td>
</tr>
<tr>
<td>25</td>
<td>5</td>
<td>R35,R36,R37,R38,R39</td>
<td>200 Ω SMD resistor</td>
</tr>
<tr>
<td>26</td>
<td>4</td>
<td>R50, R51</td>
<td>100 kΩ SMD resistor</td>
</tr>
<tr>
<td>27</td>
<td>6</td>
<td>R3, R4, R23, R24, R25</td>
<td>1 Ω SMD resistor</td>
</tr>
<tr>
<td>28</td>
<td>6</td>
<td>R26,R40,R41,R42,R43,R44</td>
<td>100 Ω SMD resistor</td>
</tr>
<tr>
<td>29</td>
<td>3</td>
<td>R27</td>
<td>10 KΩ SMD resistor</td>
</tr>
<tr>
<td>30</td>
<td>2</td>
<td>U1,U5</td>
<td>L 6385</td>
</tr>
<tr>
<td>31</td>
<td>4</td>
<td>U2,U3,U6,U7</td>
<td>STS01DTP06</td>
</tr>
</tbody>
</table>
Table 11. Bill of material (continued)

<table>
<thead>
<tr>
<th>Item</th>
<th>Qty</th>
<th>Reference</th>
<th>Value &amp; comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>1</td>
<td>U8</td>
<td>74VHCT541</td>
</tr>
<tr>
<td>33</td>
<td>4</td>
<td>U11,U12,U14,U16</td>
<td>STW52NK25Z</td>
</tr>
<tr>
<td>34</td>
<td>2</td>
<td>U13,U15</td>
<td>STW75N20</td>
</tr>
<tr>
<td>35</td>
<td>3</td>
<td>J15, J16, J17</td>
<td>Connector 17 pins</td>
</tr>
</tbody>
</table>

Figure 27. Board schematic 1
Figure 28. Board schematic 2
6 Conclusions

ST offers its customers a complete product portfolio covering the whole PDP. ST’s system approach helps customers design effective energy recover (ERC) and Sustain circuits, improving their time-to-market. PDP power consumption is greatly reduced using ST’s dedicated products.

7 References

6. STTH60P03SW Datasheet
7. STTH40P03SW Datasheet
8. STTH2003CG Datasheet
9. STW75N20 Datasheet
10. STW52NK25Z Datasheet
11. STP40N20 Datasheet
12. ST60NK30ZD1 Datasheet
13. STGP10NB60S Datasheet
14. STP9NK70Z Datasheet
15. STB14NK60Z Datasheet
16. L 6388 Datasheet
17. L 6385 Datasheet
18. AN994 - L6384, L6385, L6386, L6387 Application guide
19. AN1299 - L6384, L6385, L6386, L6387: TIPS & TRICKS
20. SMBY01-400 Datasheet
21. STS01DTP06 Datasheet
22. 74VHCT541 Datasheet
## Revision history

Table 12. Revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>02-May-2007</td>
<td>1</td>
<td>First issue</td>
</tr>
</tbody>
</table>
Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS “AUTOMOTIVE GRADE” MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER’S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com