SRK2001

Adaptive synchronous rectification controller for LLC resonant converter

Datasheet - production data

Features
- Secondary side synchronous rectification controller optimized for LLC resonant converter
- Dual gate driver for N-channel MOSFETs
- Adaptive turn-off logic
- Turn-on logic with adaptive masking time
- Auto-compensation of parasitic inductance
- Low consumption mode: 50 µA quiescent current
- $V_{CC}$ operating voltage range 4.5 to 32 V
- High voltage drain-to-source Kelvin sensing for each SR MOSFET
- Operating frequency up to 500 kHz
- 35 ns total delay at turn-off
- Protection against current reversal
- Safe management of load transient, light-load and startup conditions
- Intelligent automatic sleep mode at light-load with user programmable enter/exit load levels, with soft transitions and function disable
- Programmable exit load levels from burst mode
- Compatible with standard level MOSFETs
- SSOP10 package

Applications
- AC-DC adapters
- All-in-one PC
- High-end flat panel TV

- 80+/85+ compliant ATX SMPS
- 90+/92+ compliant SERVER SMPS
- Industrial SMPS

Description
The SRK2001 controller implements a control scheme specific for secondary side synchronous rectification in LLC resonant converters that use a transformer with center tap secondary winding for full wave rectification.

It provides two high current gate drive outputs, each capable of driving one or more N-channel power MOSFETs. Each gate driver is controlled separately and an interlock logic circuit prevents the two synchronous rectifier MOSFETs from conducting simultaneously.

The control scheme in this IC provides for each synchronous rectifier being switched on as the corresponding half-winding starts conducting and switched off as its current goes to zero.

The innovative turn-on logic with adaptive masking time and the adaptive turn-off logic allows maximizing the conduction time of the SR MOSFETs eliminating the need of the parasitic inductance compensation circuit.

The low consumption mode of the device allows to meet the most stringent requirement for converter power consumption in light-load/no load conditions.

A noticeable feature is the very low external component count required.

<table>
<thead>
<tr>
<th>Package</th>
<th>Packing</th>
<th>Standard gate MOSFETs</th>
</tr>
</thead>
<tbody>
<tr>
<td>SSOP10</td>
<td>Tube</td>
<td>SRK2001</td>
</tr>
<tr>
<td></td>
<td>Tape and reel</td>
<td>SRK2001TR</td>
</tr>
</tbody>
</table>
Contents

1 Block diagrams and pin connections ........................................... 3

2 Maximum ratings ................................................................. 5

3 Typical application schematic .................................................. 6

4 Electrical characteristics ......................................................... 7

5 Operation description ............................................................. 9
  5.1 Drain voltage sensing ......................................................... 9
  5.2 Turn-on ........................................................................ 9
  5.3 Turn-off ........................................................................ 11
  5.4 ZCD comparator .............................................................. 12
  5.5 Gate drive .................................................................. 13
  5.6 Intelligent automatic sleep mode ........................................ 13
  5.7 EN and PROG pins: function and usage ............................... 14
    5.7.1 Automatic sleep mode function enabled .................... 15
    5.7.2 Automatic sleep mode function disabled ................ 15
  5.8 Layout guidelines ............................................................ 16

6 Package information ............................................................... 17
  6.1 SSOP10 package information ............................................ 17

7 Revision history ................................................................. 19
1 Block diagrams and pin connections

Figure 1. Internal block diagram

Figure 2. Typical system block diagram
Table 2. Pin functions

<table>
<thead>
<tr>
<th>No.</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VCC</td>
<td>Supply voltage of the device. A bypass capacitor to GND, located as close to IC’s pins as possible, helps to get a clean supply voltage for the internal control circuitry and acts as an effective energy buffer for the pulsed gate drive currents.</td>
</tr>
<tr>
<td>2</td>
<td>GND</td>
<td>Return of the device bias current and return of the gate drive currents. Route this pin to the common point where the source terminals of both synchronous rectifier MOSFETs are connected.</td>
</tr>
<tr>
<td>3</td>
<td>GD1 (GD2)</td>
<td>Gate driver output for section 1 (2). Each totem pole output stage is able to drive power MOSFETs with high peak current levels. To avoid excessive gate voltages in case the device is supplied with a high VCC, the high level voltage of these pins is clamped to about 11 V. The pin has to be connected directly to the SR MOSFET gate terminal.</td>
</tr>
<tr>
<td>4</td>
<td>SVS1 (SVS2)</td>
<td>Source voltage sensing for section 1 (2): it is the reference voltage of the corresponding drain sensing signal on the DVS1, 2 pin. These pins have to be connected directly to the respective source terminals of the corresponding synchronous rectifier MOSFET.</td>
</tr>
<tr>
<td>5</td>
<td>DVS1 (DVS2)</td>
<td>Drain voltage sensing for section 1 (2). These pins have to be connected to the respective drain terminals of the corresponding synchronous rectifier MOSFET using a series resistor at least of 100 Ω.</td>
</tr>
<tr>
<td>9</td>
<td>PROG</td>
<td>Programming pin for conduction duty cycle at sleep mode entering/exiting. A resistor connected from this pin to GND, supplied by an internal precise current source, sets a voltage VPROG; depending on this voltage level, during the startup phase, the user can chose, according to the application requirements, the proper sleep mode or burst mode exiting the conduction duty cycle among the ones contained into two internal lookup tables (the values are predefined inside Table 6 on page 15, Table 7 on page 15 and Table 8 on page 16). See Table 5 or the proper choice of resistor value.</td>
</tr>
<tr>
<td>10</td>
<td>EN</td>
<td>Enable pin function with internal pull-up and current source capability:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Automatic sleep mode function enable/disable: the sleep mode is disabled if the pin voltage is detected above an internal threshold (VSM_off) during the startup phase.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– Remote ON/OFF: during run the mode, when the pin voltage is sensed below the internal threshold VEN_OFF, the controller stops operating and enters a low consumption state; it resumes the operation if the pin voltage surpasses the threshold VEN_ON.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>– During the startup phase, the pin voltage level allows to select the predefined conduction duty cycle for sleep mode entering. A resistor connected from this pin to GND, supplied by an internal precise current source allows the user for this choice (two predefined values). See the Table 5 for the proper choice of resistor value.</td>
</tr>
</tbody>
</table>
2 Maximum ratings

Table 3. Absolute maximum ratings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Pin</th>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_CC</td>
<td>1</td>
<td>DC supply voltage</td>
<td>-0.3 to V_CCZ</td>
<td>V</td>
</tr>
<tr>
<td>I_CCCZ</td>
<td>1</td>
<td>Internal Zener maximum current (V_CC = V_CCCZ)</td>
<td>25</td>
<td>mA</td>
</tr>
<tr>
<td>V_PROG</td>
<td>10</td>
<td>PROG pin voltage rating</td>
<td>-0.3 to 3.3</td>
<td>V</td>
</tr>
<tr>
<td>V_EN</td>
<td>9</td>
<td>EN pin voltage rating</td>
<td>-0.3 to 3.3</td>
<td>V</td>
</tr>
<tr>
<td>DVS1, 2</td>
<td>5, 6</td>
<td>Drain sense voltage referred to source SVS1, 2</td>
<td>-3 to 90</td>
<td>V</td>
</tr>
<tr>
<td>SVS1, 2</td>
<td>4, 7</td>
<td>Source sense voltage referred to GND</td>
<td>-3 to 3</td>
<td>V</td>
</tr>
</tbody>
</table>

Stressing the device above the rating listed in Table 3 may cause permanent damage to the device. Exposure to absolute maximum rated conditions may affect device reliability.

Table 4. Thermal data

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>R_{th j-amb}</td>
<td>Max. thermal resistance, junction to ambient(1)</td>
<td>130</td>
<td>°C/W</td>
</tr>
<tr>
<td>R_{th j-case}</td>
<td>Max thermal resistance, junction to case top(1)</td>
<td>10</td>
<td>°C/W</td>
</tr>
<tr>
<td>P_{tot}</td>
<td>Power dissipation at T_{amb} = 50 °C</td>
<td>0.75</td>
<td>W</td>
</tr>
<tr>
<td>T_{j}</td>
<td>Junction temperature operating range</td>
<td>-40 to 150</td>
<td>°C</td>
</tr>
<tr>
<td>T_{stg}</td>
<td>Storage temperature</td>
<td>-55 to 150</td>
<td>°C</td>
</tr>
</tbody>
</table>

1. With the pin 2 soldered to a dissipating copper area of 25 mm², 35 µm thickness (PCB material FR4 1.6 mm thickness).
3 Typical application schematic

Figure 4. Typical application schematic
# 4 Electrical characteristics

Table 5. Electrical characteristics (\(T_j = -25\) to 125 °C, \(V_{CC} = 12\) V, \(C_{GD1} = C_{GD2} = 4.7\) nF, \(R_{EN} = 100\) kΩ; \(R_{PG} = 0\) Ω; unless otherwise specified; typical values refer to \(T_j = 25\) °C)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test condition</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{CC})</td>
<td>Operating range</td>
<td>After turn-on</td>
<td>4.5</td>
<td>-</td>
<td>32</td>
<td>V</td>
</tr>
<tr>
<td>(V_{CC_on})</td>
<td>Turn-on supply voltage</td>
<td>See(^{(1)})</td>
<td>4.25</td>
<td>4.5</td>
<td>4.75</td>
<td>V</td>
</tr>
<tr>
<td>(V_{CC_off})</td>
<td>Turn-off supply voltage</td>
<td>See(^{(1)})</td>
<td>4</td>
<td>4.25</td>
<td>4.5</td>
<td>V</td>
</tr>
<tr>
<td>(Hys)</td>
<td>Hysteresis</td>
<td>-</td>
<td>-</td>
<td>0.25</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>(V_{CCZ})</td>
<td>Clamp voltage (I_{CCZ} = 20) mA</td>
<td>-</td>
<td>33</td>
<td>36</td>
<td>39</td>
<td>V</td>
</tr>
<tr>
<td>(I_{Q_run})</td>
<td>Current consumption in run mode</td>
<td>After turn-on (excluding SR MOS gate capacitance charging/discharging) at 100 kHz</td>
<td>-</td>
<td>700</td>
<td>-</td>
<td>µA</td>
</tr>
<tr>
<td>(I_{CC})</td>
<td>Operating supply current</td>
<td>At 300 kHz</td>
<td>-</td>
<td>35</td>
<td>-</td>
<td>mA</td>
</tr>
<tr>
<td>(I_Q)</td>
<td>Quiescent current</td>
<td>Low consumption mode operation, with DVS1, 2 pins not switching(^{(2)}), (T_j = -25) °C to 85 °C</td>
<td>-</td>
<td>50</td>
<td>65</td>
<td>µA</td>
</tr>
<tr>
<td>(V_{DS1,2})</td>
<td>Drain-to-source sensing operating voltage</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>90</td>
<td>V</td>
</tr>
<tr>
<td>(V_{TH_A})</td>
<td>Arming voltage</td>
<td>Positive-going edge</td>
<td>-</td>
<td>1.4</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>(V_{TH_PT})</td>
<td>Pre-triggering voltage</td>
<td>Negative-going edge</td>
<td>-</td>
<td>0.7</td>
<td>-</td>
<td>V</td>
</tr>
<tr>
<td>(V_{TH_ON})</td>
<td>Turn-on threshold</td>
<td>Negative-going edge</td>
<td>-130</td>
<td>-100</td>
<td>-70</td>
<td>mV</td>
</tr>
<tr>
<td>(T_{diode_off})</td>
<td>Body diode residual conduction time after turn-off</td>
<td>-</td>
<td>-</td>
<td>75</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>(T_{D_on_min})</td>
<td>Minimum turn-on delay</td>
<td>-</td>
<td>-</td>
<td>100</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>(T_{D_on_max})</td>
<td>Maximum turn-on delay</td>
<td>At 100 kHz</td>
<td>-</td>
<td>2</td>
<td>-</td>
<td>µs</td>
</tr>
<tr>
<td>(V_{EN_OFF})</td>
<td>Disable threshold (^{(1)})Negative-going edge during run mode</td>
<td>0.25</td>
<td>0.3</td>
<td>0.35</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(V_{EN_ON})</td>
<td>Enable threshold (^{(1)})Positive-going edge during run mode</td>
<td>0.45</td>
<td>0.62</td>
<td>0.82</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>(I_{EN_run})</td>
<td>Sourced current During run mode</td>
<td>4</td>
<td>6</td>
<td>8</td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>

Enable pin remote ON/OFF function

| \(D_{OFF}\) | Min. operating duty cycle to enter sleep mode | \(R_{EN} = 100\) kΩ 1% | - | 40 | - | % |
| \(D_{ON}\) | Restart duty cycle from sleep mode with \(R_{EN} = 100\) kΩ 1% | \(R_{PG} = 0\) Ω | - | 80 | - | % |

Automatic sleep mode programming
### Electrical characteristics

#### Table 5. Electrical characteristics ($T_j = -25$ to $125$ °C, $V_{CC} = 12$ V, $C_{GD1} = C_{GD2} = 4.7$ nF, $R_{EN} = 100$ kΩ; $R_{PG} = 0$ Ω; unless otherwise specified; typical values refer to $T_j = 25$ °C) (continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test condition</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$D_{ON}$</td>
<td>Restart duty cycle from sleep mode with $R_{EN} = 180$ kΩ 1%</td>
<td>$R_{PG} = 0$ Ω</td>
<td>-</td>
<td>75</td>
<td>-</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$R_{PG} = 100$ kΩ 1%</td>
<td>-</td>
<td>70</td>
<td>-</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$R_{PG} = 180$ kΩ 1%</td>
<td>-</td>
<td>60</td>
<td>-</td>
<td>%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$R_{PG}$ open</td>
<td>-</td>
<td>55</td>
<td>-</td>
<td>%</td>
</tr>
</tbody>
</table>

**Burst mode exiting programming**

| $D_{ON_BM}$ | Restart duty cycle with EN pin open at startup during primary burst mode operation | $R_{PG} = 0$ Ω | - | 80 | - | % |
|             |                                           | $R_{PG} = 100$ kΩ 1% | - | 75 | - | % |
|             |                                           | $R_{PG} = 180$ kΩ 1% | - | 65 | - | % |
|             |                                           | $R_{PG}$ open | - | 0 | - | % |

| $I_{PROG}$ | Sourced current | *(1)At $V_{CC}$ startup* | 9 | 10 | 11 | μA |

#### Gate drivers

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test condition</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{source_{pk}}$</td>
<td>Output source peak current</td>
<td>See*(3)*</td>
<td>-</td>
<td>-0.35</td>
<td>-</td>
<td>A</td>
</tr>
<tr>
<td>$I_{sink_{pk,ZCD}}$</td>
<td>Max. output sink peak current</td>
<td>ZCD comparator triggered turn-off <em>(3)</em></td>
<td>-</td>
<td>4</td>
<td>-</td>
<td>A</td>
</tr>
<tr>
<td>$t_r$</td>
<td>Rise time</td>
<td>-</td>
<td>-140</td>
<td>-</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>$t_f$</td>
<td>Fall time (OFF comparator)</td>
<td>OFF comparator triggered turn-off</td>
<td>-</td>
<td>80</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$t_{f,ZCD}$</td>
<td>Fall time (ZCD comparator)</td>
<td>ZCD comparator triggered turn-off</td>
<td>-</td>
<td>30</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>$V_{GDclamp}$</td>
<td>Output clamp voltage</td>
<td>$I_{GD} = -5$ mA; $V_{CC} = 20$ V; SRK2001/TR</td>
<td>9</td>
<td>11</td>
<td>13</td>
<td>V</td>
</tr>
<tr>
<td>$V_{GDL_{UVLO}}$</td>
<td>UVLO saturation</td>
<td>$V_{CC} = 0$ to $V_{CC_{On}}$. $I_{sink} = 5$ mA</td>
<td>-</td>
<td>1</td>
<td>1.3</td>
<td>V</td>
</tr>
</tbody>
</table>

1. Parameters tracking each other.
2. The low consumption mode is one of the following: the automatic sleep mode, converter burst mode detect or the EN pin pulled low.
3. Parameter guaranteed by design.
5 Operation description

The device block diagram is shown in Figure 1 on page 3. The SRK2001 can be supplied through the VCC pin by the same converter output voltage, within a wide voltage range (from 4.5 V to 32 V), internally clamped to $V_{CCZ}$ (36 V typical). An internal UVLO (undervoltage lockout) circuit with hysteresis keeps the device switched off at supply voltage lower than the turn-on level $V_{CC\_On}$, with reduced consumption. After the startup, the operation with VCC floating (or disconnected by supply voltage) while pins DVS1, 2 are already switching is not allowed: this in order to avoid that a dV/dt on the DVS pin may cause a high flowing current with possible damage of the IC.

The core of the device is the control logic block, implemented by asynchronous logic: this digital circuit generates the logic signals to the output drivers, so that the two external power MOSFETs are switched on and off, depending on the evolution of their drain-source voltages, sensed on the DVS-SVS pin pairs through the comparators block.

The logic that controls the driving of the two SR MOSFETs is based on two gate driver state machines working in parallel in an interlocked way to avoid switching on both gate drivers at the same time. A third state machine manages the transitions from the normal operation to the sleep mode and vice versa.

5.1 Drain voltage sensing

The SRK2001 basic operation is such that each synchronous rectifier MOSFET is switched on whenever the corresponding transformer half-winding starts conducting (i.e.: when the MOSFET body diode, or an external diode in parallel, starts conducting) and it is then switched off when the flowing current approaches zero. To understand the polarity and the level of this current, the IC is provided with two pairs of pins (DVS1 - SVS1 and DVS2 - SVS2) that sense the drain-source voltage of either MOSFET (Kelvin sensing). In order to limit dynamic current injection in any condition, at least 100 $\Omega$ resistors in series to DVS1, 2 pins must be used.

Referring to the typical waveforms in Figure 5, there are three significant voltage thresholds: the first one, $V_{TH\_A}$ (≈ 1.4 V), sensitive to positive-going edges, arms the opposite gate driver (interlock function); the second one $V_{TH\_PT}$ (≈ 0.7 V), sensitive to negative-going edges provides a pre-trigger of the gate driver; the third one $V_{TH\_ON}$ is the (negative) threshold that triggers the gate driver as the body diode of the SR MOSFET starts conducting.

5.2 Turn-on

The turn-on logic is such that each SR MOSFET is switched on when the sensed drain-source voltage goes below the $V_{TH\_ON}$ threshold: to avoid false triggering of the gate driver, an adaptive masking delay $T_{D\_On}$ is introduced. This delay assumes a minimum value at the high load and increases with decreasing load levels. The aim of $T_{D\_On}$ is to avoid a premature turn-on at lower load conditions, triggered by capacitive currents (due to secondary side parasitic) and not really related to the current flowing through the body diode.
Figure 5. Typical waveforms

Figure 6 shows the effect of this parasitic capacitance: in case at the reduced load a capacitive current spike should trigger the turn-on, there would be a current inversion (flowing from the output capacitor toward the SR MOSFET) causing a discharge of the output capacitor and consequently a necessary increase of the rms rectified current, in order to balance that discharge and this, in turn, would impair efficiency too. Therefore, the adaptive turn-on delay is aimed to maximize the efficiency in each load operating condition.

Figure 7 shows the turn-on at the full load with minimum delay (T\textsubscript{D\_On\_min}) and at the reduced load with increased delay (up to T\textsubscript{D\_On\_max} equal to 40% of the clock cycle).
At the start-up and on sleep mode exiting, the control circuit starts with a turn-on delay set to 30% of the clock cycle and progressively adapts it to the proper value. This allows reducing system perturbation both during the start-up and while exiting the sleep mode during a fast zero to full load transition. After the turn-on, a blanking time (equal to 50% of the clock period) masks an undesired turn-off due to the drain-source voltage drop, consequent to MOSFET switch on (flowing current passes from the body diode to MOSFET channel resistance).

5.3 Turn-off

The SR MOSFET turn-off may be triggered by an adaptive turn-off mechanism (two slope turn-off) or by the ZCD_OFF comparator (fast turn-off, see Section 5.4).

Due to the stray inductance in series with the SR MOSFET $R_{DS(on)}$ (mainly the package stray inductance), the sensed drain-source signal is not really equal to the voltage drop across the MOSFET $R_{DS(on)}$, but it anticipates the time instant where the current reaches zero, causing a premature MOSFET turn-off.

To overcome this problem (without adding any stray inductance compensation circuit), the device uses a turn-off mechanism based on an adaptive algorithm that turns off the SR MOSFET when the sensed drain voltage reaches zero adapting progressively the turn-off to the maximum conduction period.
Figure 8 shows this adaptive algorithm: cycle-by-cycle the conduction time is maximized allowing in a steady-state the maximum converter efficiency.

During the start-up and on sleep mode exiting, the control circuit turns off the SR MOSFET at 50% of the clock cycle and progressively adapts this delay in order to maximize the SR MOSFET conduction time. This helps reducing system perturbations.

5.4 ZCD comparator

The IC is equipped with a ZCD comparator that is always ready to quickly turn-off the SR MOSFETs, avoiding in this way current inversion, that would cause SR MOSFETs failure and even half bridge destruction, in case of the primary controller not equipped with proper protections.

The ZCD (zero current detection) comparator acts during fast load transitions or the short-circuit operation and when the above resonance operation occurs. It senses that the current has reached the zero level and triggers the gate drive circuit for a very fast MOSFET turn-off (with a total delay time T_{D, Off}).

The ZCD comparator threshold is not fixed but self-adaptive.

In the steady-state load operation and in case of slow load transitions, the turn-off is prevalently managed by the adaptive mechanism (characterized by the two slope turn-off driving). Instead, during fast transitions or during above resonance operation, the ZCD_OFF comparator will take over, causing a fast MOSFET switch-off that prevents undesired current inversions.

The ZCD_OFF comparator is blanked for 450 ns after the turn-on.

Depending on SR MOSFET choice, some premature turn-off triggered by the ZCD_OFF comparator may be found due to the noise present on the drain-source sensed signal: this is worse with lower RDS_ON (due to worse signal to noise ratio) and lower stray inductance of the MOSFET package. Normally the load level where this may happen is such that the circuit has already entered a low consumption state (for example in burst mode from primary controller); if this is not the case, some noise reduction may be helpful, for example by using RC snubbers across the SR MOSFETs drain-source.
5.5 **Gate drive**

The IC is provided with two high current gate drive outputs, each capable of driving one or more N-channel power MOSFETs in parallel.

The high level voltage provided by the driver is clamped at $V_{GD\text{clamp}}$ to avoid excessive voltage levels on the gate in case the device is supplied with a high $V_{CC}$, thus minimizing the gate charge provided in each switching cycle.

The two gate drivers have a pull-down capability that ensures the SR MOSFETs cannot be spuriously turned on even at low $V_{CC}$: in fact, the drivers have a 1 V (typ.) saturation level at $V_{CC}$ below the turn-on threshold.

As described in the previous paragraphs, either the SR MOSFET is switched on after the current starts flowing through the body diode, when the drain-source voltage is already low (equal to $V_F$); therefore there is no Miller effect nor switching losses at the MOSFET turn-on, in which case the drive doesn’t need to provide a fast turn-on. Also at the turn-off, during steady-state load conditions, when the decision depends on the adaptive control circuitry, there is no need to have a very fast drive with hard pull-down, because the current has not yet reached zero and the operation is far from the current inversion occurrence. Moreover, slow transitions also help reducing the perturbation introduced into the system that arise due to the MOSFET turn-on and turn-off, contributing to improve the overall behavior of the LLC resonant converter.

On the other side, during very fast load transitions or the short-circuit operation, when the turn-off decision is taken by ZCD logic, the MOSFET turn-off needs to be very fast to avoid current inversion: therefore the two gate drivers are designed to guarantee for a very short turn-off total delay $T_{D\text{,Off}}$.

In order to avoid current inversions, SRK2001 stops driving SR MOSFETs during any operating condition where the converter enters deeply into the below resonance region (i.e.: switching frequency gets lower than 60% of resonance frequency).

5.6 **Intelligent automatic sleep mode**

A unique feature of this IC is its intelligent automatic sleep mode. The logic circuitry is able to detect a light-load condition for the converter and stop gate driving, reducing also IC’s quiescent consumption. This improves converter's efficiency at the light-load, where the power losses on the rectification body diodes (or external diodes in parallel to the MOSFETs) become lower than the power losses in the MOSFETs and those related to their driving. The IC is also able to detect an increase of the converter's load and automatically restarts gate driving.

The algorithm used by the intelligent automatic sleep mode is based on a dual time measurement system: the duration of the half-switching period (i.e.: the clock cycle in Figure 5 on page 10) and the duration of the conduction time of the synchronous rectifier.

The duration of a clock cycle is measured from the falling edge of a clock pulse to the rising edge of the subsequent clock pulse; the duration of the SR MOSFET conduction is measured from the moment its body diode starts conducting (drain-source voltage falling below $V_{TH\text{-ON}}$) to the moment the gate drive is turned off, in case the device is operating, or to the moment the body diode ceases to conduct (drain-to-source voltage going above $V_{TH\text{-ON}}$) during the sleep mode operation. While at the full load the SR MOSFET conduction time occupies almost 100% of the half-switching cycle, as the load is reduced, the conduction duty cycle is reduced and, as it falls below $D_{OFF}$ (see data in Table 5 on page 7), the device...
enters the sleep mode. To prevent wrong decisions, the sleep mode condition must be confirmed for 512 consecutive clock cycles.

Once in the sleep mode, SR MOSFET gate driving is re-enabled when the conduction duty cycle of the body diode (or the external diodes in parallel to the MOSFET) exceeds $D_{ON}$: the number of clock cycles needed to exit the sleep mode is proportional to the difference between the body diode conduction duty cycle and the programmed $D_{ON}$ threshold. This allows a faster sleep-out in case of the heavy load transient low-to-high.

Furthermore, in order to reduce the perturbation introduced by a sudden sleep mode state entering, a soft-sleep transition procedure is adopted, that progressively decreases the conduction time before entering the sleep mode state.

After entering the sleep mode, timing is ignored for 8 switching cycles respectively to let the resulting transient in the output current fade-out, then the timing check is enabled.

The automatic sleep mode function can be disabled by the EN pin (see Section 5.7): this may be beneficial to the overall system behavior in case of conflict with the burst mode operation of the half bridge converter driven by the primary controller.

### 5.7 EN and PROG pins: function and usage

The EN pin and PROG pin allow the user to configure two different operating modes:

- Automatic sleep mode function enabled (described in Section 5.6)
- Automatic sleep mode function disabled

The configuration choice is done during the startup phase (when the supply voltage reaches the turn-on level $V_{CC, On}$) and internally stored as long as $V_{CC}$ is within the supply range.

During the run mode the EN pin can be used as remote on-off input as well (both operating modes), using a small signal transistor connected to the pin as shown in Figure 9: when the switch is closed, the pin voltage goes below the $V_{EN, OFF}$ threshold, the controller stops operating and enters a low consumption state; it resumes the operation when the switch is opened and the pin voltage surpasses the $V_{EN, ON}$ threshold. The small signal transistor has to be open during the startup phase.

**Figure 9. EN - PROG pin configurations**

![EN - PROG pin configurations](AM03879)
5.7.1 Automatic sleep mode function enabled

Only two resistors (\(R_{\text{EN}} - R_{\text{PG}}\)) are used, connected from each of the two pins (EN-PROG) and GND (see Figure 9): during the startup phase, an internal current generator \(I_{\text{EN}}\) is enabled, the sourcing current to the EN pin that sets the voltage across the external resistor \(R_{\text{EN}}\): by using a resistor value below or equal to 180 k\(\Omega\), the voltage across this resistor stays below an internal threshold and the controller enables automatic sleep mode function; this configuration is internally stored and, afterward, the current generator value is decreased to \(I_{\text{EN,run}}\).

At the same time, during the startup, a second current generator \(I_{\text{PROG}}\) sourcing the current to the PROG pin sets the voltage across the external resistor \(R_{\text{PG}}\): depending on this voltage level, the sleep mode entering/exiting the conduction duty cycle is set, among those contained into the two internal lookup tables (Table 6 and Table 7). After internal storing, the current generator \(I_{\text{PROG}}\) is disabled.

Either the lookup table is addressed depending on the value of the resistor \(R_{\text{EN}}\). Table 6 and Table 7 show the allowed duty cycle combinations depending on \(R_{\text{EN}}\) and \(R_{\text{PG}}\) resistor values (1% tolerance).

### Table 6. Lookup table I: \(R_{\text{EN}} = 100\ k\Omega\)

<table>
<thead>
<tr>
<th>(D_{\text{OFF}})</th>
<th>(D_{\text{ON}})</th>
<th>(R_{\text{PG}})</th>
</tr>
</thead>
<tbody>
<tr>
<td>40%</td>
<td>80%</td>
<td>(R_{\text{PG}} = 0\ \Omega)</td>
</tr>
<tr>
<td></td>
<td>75%</td>
<td>(R_{\text{PG}} = 100\ k\Omega)</td>
</tr>
<tr>
<td></td>
<td>65%</td>
<td>(R_{\text{PG}} = 180\ k\Omega)</td>
</tr>
<tr>
<td></td>
<td>60%</td>
<td>(R_{\text{PG}}) open</td>
</tr>
</tbody>
</table>

### Table 7. Lookup table II: \(R_{\text{EN}} = 180\ k\Omega\)

<table>
<thead>
<tr>
<th>(D_{\text{OFF}})</th>
<th>(D_{\text{ON}})</th>
<th>(R_{\text{PG}})</th>
</tr>
</thead>
<tbody>
<tr>
<td>25%</td>
<td>75%</td>
<td>(R_{\text{PG}} = 0\ \Omega)</td>
</tr>
<tr>
<td></td>
<td>70%</td>
<td>(R_{\text{PG}} = 100\ k\Omega)</td>
</tr>
<tr>
<td></td>
<td>60%</td>
<td>(R_{\text{PG}} = 180\ k\Omega)</td>
</tr>
<tr>
<td></td>
<td>55%</td>
<td>(R_{\text{PG}}) open</td>
</tr>
</tbody>
</table>

5.7.2 Automatic sleep mode function disabled

The EN pin is open and only a resistor is connected to the PROG pin, as indicated in Figure 9: at the startup (with the external switch open) an internal pull-up allows the EN pin voltage to increase above an internal threshold, where the automatic sleep mode function is disabled and the configuration is internally stored. In this way the controller does not enter the low consumption state when the conduction duty cycle reduces consequently to the light-load operation.

It is worth noticing that, with automatic sleep mode function disabled, the SR controller can still enter the low consumption mode, when it detects a half bridge converter stop (i.e.: primary controller burst mode operation) or when the EN pin is pulled down by the user (through a npn transistor like in Figure 9). After the primary side switching restarts or the EN pin goes back high, the controller resumes the operation when it detects that the conduction
duty cycle has increased above the values in Table 8: the user can select the desired value (internally stored during the startup phase) by a proper choice of the $R_{PG}$ resistor.

<table>
<thead>
<tr>
<th>$D_{ON_{BM}}$</th>
<th>$R_{PG}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>80%</td>
<td>$R_{PG} = 0 \ \Omega$</td>
</tr>
<tr>
<td>75%</td>
<td>$R_{PG} = 100 \ \kappa\Omega$</td>
</tr>
<tr>
<td>65%</td>
<td>$R_{PG} = 180 \ \kappa\Omega$</td>
</tr>
<tr>
<td>0%</td>
<td>$R_{PG}$ open</td>
</tr>
</tbody>
</table>

### 5.8 Layout guidelines

The GND pin is the return of the bias current of the device and the return for gate drive currents: it should be routed to the common point where the source terminals of both synchronous rectifier MOSFETs are connected. When laying out the PCB, care must be taken in keeping the source terminals of both SR MOSFETs as close to one another as possible and routing the trace that goes to GND separately from the load current return path. This trace should be as short as possible and be as close to the physical source terminals as possible. Doing the layout as more geometrically symmetrical as possible will help make the circuit operation as much electrically symmetrical as possible.

Also drain-source voltage sensing should be done as physically close to the drain and source terminals as possible in order to minimize the stray inductance involved by the load current path that is in the drain-to-source voltage sensing circuit.

The usage of bypass capacitors between $V_{CC}$ and GND is recommended. They should be the low ESR, low ESL type and located as close to the IC pins as possible. Sometimes, a series resistor (in the tens $\Omega$) between the converter’s output voltage and the $V_{CC}$ pin, forming an RC filter along with the bypass capacitor, is useful to get a cleaner $V_{CC}$ voltage.
6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 SSOP10 package information

Figure 10. SSOP10 package outline
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Dimensions (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min.</td>
</tr>
<tr>
<td>A</td>
<td>1.75</td>
</tr>
<tr>
<td>A1</td>
<td>0.10</td>
</tr>
<tr>
<td>A2</td>
<td>1.25</td>
</tr>
<tr>
<td>b</td>
<td>0.31</td>
</tr>
<tr>
<td>c</td>
<td>0.17</td>
</tr>
<tr>
<td>D</td>
<td>4.80</td>
</tr>
<tr>
<td>E</td>
<td>5.80</td>
</tr>
<tr>
<td>E1</td>
<td>3.80</td>
</tr>
<tr>
<td>e</td>
<td>1</td>
</tr>
<tr>
<td>h</td>
<td>0.25</td>
</tr>
<tr>
<td>L</td>
<td>0.40</td>
</tr>
<tr>
<td>K</td>
<td>0°</td>
</tr>
</tbody>
</table>
## 7 Revision history

Table 10. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-Jan-2015</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>09-Feb-2015</td>
<td>2</td>
<td>Updated Table 5 on page 7 (updated &quot;$V_{GD\text{clamp}}$&quot; - SRK2001L/LTR - removed &quot;$R_{\text{GATE}} = 5.6 \ \Omega$&quot;, removed min. and max. values).</td>
</tr>
<tr>
<td>12-May-2015</td>
<td>3</td>
<td>Updated Section 5.5 on page 13. Minor modifications throughout document.</td>
</tr>
<tr>
<td>14-Feb-2017</td>
<td>4</td>
<td>Removed “SRK2001L/LTR” and “logic level MOSFETS” from Features on page 1, Table 1 on page 1, Table 2 on page 4, Table 5 on page 7, and Section 5.5 on page 13. Minor modifications throughout document.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved