

# AN1009 Application note

## Negative undershoot NVRAM data corruption

#### Introduction

Miniaturization in microelectronics has led, inevitably, to the inadvertent appearance of parasitic devices. Adjacent conducting paths end up being separated by a gap that is so narrow that it ceases to isolate them properly from each other. Parasitic tunnelling devices, bipolar transistors, and thyristors end up being formed, with each one causing its own distinctive misbehavior.

The occurrence of parasitic SCRs (silicon controlled rectifiers) causes the well-studied problem of latchup. The occurrence of parasitic bipolar transistors, such as the one shown in *Figure 1: "Cross-section of an NPN parasitic bipolar transistor"*, is normally less serious, but leads to a particular type of problem in battery-powered circuits. It is this problem that is addressed in this document.

The problem manifests itself in battery-powered memory as data corruption: the unintentional flipping from 1 to 0, or from 0 to 1, of bits of data in the memory array. It is caused when a negative pulse is inadvertently applied to the emitter of an inadvertently formed parasitic bipolar transistor, causing it to go into conduction mode, and to connect two otherwise isolated signal lines.

October 2013 DocID006391 Rev 2 1/7

## 1 Anatomy of a parasitic bipolar transistor

Figure 1: "Cross-section of an NPN parasitic bipolar transistor" shows the cross-section of a CMOS gate, with one MOSFET formed directly in the N-type substrate, and the other in a P-well. Under certain conditions, the P-well can start to behave as the base region of a parasitic bipolar NPN transistor, with the N-type substrate as its collector region, and the N+ diffusion contact of the MOSFET as its emitter region.




Figure 1: Cross-section of an NPN parasitic bipolar transistor

The P-well is held at ground, so the parasitic NPN transistor should never turn on. If, though, a negative pulse is applied to the pad, and hence to the emitter of the parasitic NPN transistor, the transistor would be put into its conducting mode. Once the pad is taken to -V<sub>be</sub>, the parasitic bipolar transistor turns on, and pulls current from the substrate.

When the memory device is being powered by the external power source, the effect of this extra parasitic current will be negligible, and will be compensated for by the external power source. When the memory device is being powered from the internal battery, though, the battery is unable to compensate for the extra current, and so the supply voltage will fall. As soon as the supply voltage falls below a critical value, SRAM cells in the memory array will cease to hold their stored data reliably.

The parasitic bipolar transistor starts to turn on when the pad is taken to about -0.6 V. In battery mode, the impact on the substrate will start to be felt once the current drain through the bipolar transistor is approximately -0.6 mA. The substrate will be pulled to approximately 1.0 V once the current through the bipolar transistor reaches -1.5 mA. As the magnitude of the negative current increases, it directly reduces the level of internal  $V_{CC}$  (the substrate voltage). A current drain of approximately -2.0 mA will bring internal  $V_{CC}$  to ground, thus leaving the SRAM array completely unpowered.

2/7 DocID006391 Rev 2




Figure 2: Substrate V<sub>CC</sub> versus negative undershoots

Figure 2: "Substrate  $V_{CC}$  versus negative undershoots" superimposes three pairs of curves: three negative undershoot pulses of 100, 500 and 1000 ns duration; and the corresponding effects that are felt by the  $V_{CC}$  substrate voltage.

Thus, we see that the effect on the substrate voltage is proportional to the duration of the negative undershoot pulse. It is also proportional to its magnitude (its amplitude). It is also proportional to the number of pins that receive the negative undershoot pulse (the example, above, is the effect of just one pin on the chip going negative).

Remedies AN1009

### 2 Remedies

ST is continually making design and process modifications to improve the performance of its products. Immunity to negative undershoot will be improved over time, but only where it does not have a negative impact on other performance measures, such as operating speed.

The application designer is, therefore, advised to take steps to avoid negative undershoot pulse from being introduced. The first step is to improve the cleanliness of each of the signals. *Table 1: "List of the pins on devices that are affected by the problem"* lists the pins of ST's NVRAMS that are affected (those that consist of an N+ diffusion in a P-well on an N-type substrate).

Device	Substrate type	Pins connected to N+ diffusion
M40Z111	N-	13, 16
M40Z300	N-	4, 10, 13, 16, 20, 22, 23
M48Z02, M48Z12	N-	All
M48Z08, M48Z18	P-	None (not applicable)
M48Z58, M48Z58Y	N-	1, 11-13, 15-19, 26, 28
M48Z35, M48Z35Y	N-	All
M48T02, M48T12	N-	All
M48T08, M48T18	P-	(none) not applicable
M48T58, M48T58Y, M48T59, M48T559	N-	1, 11-13, 15-19, 26, 28
M48T35, M48T35Y, M48T35AV	N-	All
M48T37V, M48T37Y	N-	1, 4-10, 13, 15-20, 22-26, 30, 31, 33-39

Table 1: List of the pins on devices that are affected by the problem

All pins that are connected to N+ diffusion are susceptible to negative undershoot, but special attention should be given to the  $V_{CC}$  pin. This is connected to internal circuitry that increases the pin's sensitivity to negative undershoots, to the extent that pulses of greater than -0.3 V may affect the substrate voltage.

The second step, therefore, is to clamp the power lines ( $V_{CC}$  and  $V_{SS}$ ) with a Schottky diode, to short out any attempt by them to go negative. Its effectiveness depends on its speed of operation set against the speed and energy content of the negative-going pulse (the current sink capability of the pulse). An off-the-shelf diode with a  $V_{be}$  of approximately 0.32 V, and a current rating of 100 mA, will generally reduce the occurrence of the problem to negligible proportions. However, the higher the current sink capability of the negative pulse, the more likely an RF Schottky diode is required.

The Schottky diode should be placed as close to the device pin as possible.

 $V_{\rm CC}$  can be subject to mechanical noise, the switching of  $V_{\rm CC}$  on and off, and to negative spikes coming from the power supply during initial power up. The third step, then, is to clean up the power supply, particularly its behavior at power-on and power-off, where the memory device is expected to continue to power itself from its internal battery. Particular care should be taken when working with programmable power supplies. Forcing a

AN1009 Remedies

programmable power supply from a positive voltage to 0 volts without taking care to step down the voltage can generate a negative undershoot pulse.

The fourth step is to protect each of the pins, mentioned in *Table 1: "List of the pins on devices that are affected by the problem"*, by its own individual Schottky diode. No pin should exceed -0.3 V, and their collective reverse current should not be allowed to exceed -1.0 mA, especially when the memory device is being battery-powered.



Revision history AN1009

# 3 Revision history

**Table 2: Document revision history** 

Date	Revision	Changes
Dec-1998	1	Initial release
24-Oct-2013	2	Updated devices in Table 1: "List of the pins on devices that are affected by the problem"

#### Please Read Carefully

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

