



# STK32N4LLF5

N-channel 40 V, 0.0017  $\Omega$ , 32 A, PolarPAK<sup>®</sup>  
STripFET<sup>™</sup> V Power MOSFET

Preliminary Data

## Features

Type	V <sub>DSS</sub>	R <sub>DS(on)</sub> max	R <sub>DS(on)</sub> *Q <sub>g</sub>
STK32N4LLF5	40 V	< 0.0025 $\Omega$	106.4nC*m $\Omega$

- Ultra low top and bottom junction to case thermal resistance
- Extremely low on-resistance R<sub>DS(on)</sub>
- R<sub>DS(on)</sub>\*Q<sub>g</sub> industry benchmark
- High avalanche ruggedness
- Fully encapsulated die
- 100% Matte tin finish (in compliance with the 2002/95/EC european directive)
- PolarPAK<sup>®</sup> is a trademark of VISHAY

## Application

- Switching applications

## Description

This product utilizes the 5th generation of design rules of ST's proprietary STripFET<sup>™</sup> technology. The lowest available R<sub>DS(on)</sub>\*Q<sub>g</sub>, in this chip scale package, makes this device suitable for the most demanding DC-DC converter applications, where high power density is to be achieved.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STK32N4LLF5	324L5	PolarPAK <sup>®</sup>	Tape and reel

# Contents

1	Electrical ratings .....	3
2	Electrical characteristics .....	4
3	Test circuits .....	6
4	Package mechanical data .....	8
5	Revision history .....	11

Obsolete Product(s) - Obsolete Product(s)

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage ( $V_{GS} = 0$ )	40	V
$V_{GS}$	Gate-source voltage	$\pm 22$	V
$I_D^{(1)}$	Drain current (continuous) at $T_C = 25\text{ }^\circ\text{C}$	32	A
$I_D$	Drain current (continuous) at $T_C = 100\text{ }^\circ\text{C}$	20	A
$I_{DM}^{(2)}$	Drain current (pulsed)	128	A
$P_{TOT}^{(1)}$	Total dissipation at $T_C = 25\text{ }^\circ\text{C}$	5.2	W
	Derating factor	0.0416	W/ $^\circ\text{C}$
$E_{AS}^{(3)}$	Single pulse avalanche energy	TBD	J
$T_J$ $T_{stg}$	Operating junction temperature Storage temperature	-55 to 150	$^\circ\text{C}$

1. When mounted on FR-4 board of 1inch<sup>2</sup>, 2 oz. Cu. and  $\leq 10\text{sec}$
2. Pulse width limited by package
3. Starting  $T_J = 25\text{ }^\circ\text{C}$ ,  $I_D = 16\text{ A}$ ,  $V_{DD} = 25\text{ V}$

**Table 3. Thermal data**

Symbol	Parameter	Typ.	Max.	Unit
$R_{thj-amb}^{(1)}$	Thermal resistance junction-amb	20	24	$^\circ\text{C/W}$
$R_{thj-c}^{(2)}$	Thermal resistance junction-case (top drain)	0.8	1	$^\circ\text{C/W}$
$R_{thj-c}^{(3)}$	Thermal resistance junction-case (source)	2.2	2.7	$^\circ\text{C/W}$

1. When mounted on FR-4 board of 1inch<sup>2</sup>, 2 oz. Cu. and  $\leq 10\text{sec}$
2. Steady State
3. Measured at Source pin when the device is mounted on FR-4 board in steady state

## 2 Electrical characteristics

( $T_{CASE} = 25\text{ °C}$  unless otherwise specified)

**Table 4. On/off**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$I_D = 250\ \mu\text{A}$ , $V_{GS} = 0$	40			V
$I_{DSS}$	Zero gate voltage drain current ( $V_{GS} = 0$ )	$V_{DS} = \text{Max rating}$ , $V_{DS} = \text{Max rating}$ , $T_c = 125\text{ °C}$			1 10	$\mu\text{A}$ $\mu\text{A}$
$I_{GSS}$	Gate body leakage current ( $V_{DS} = 0$ )	$V_{GS} = \pm 22\ \text{V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250\ \mu\text{A}$	1		2.5	V
$R_{DS(on)}$	Static drain-source on resistance	$V_{GS} = 10\ \text{V}$ , $I_D = 16\ \text{A}$ $V_{GS} = 4.5\ \text{V}$ , $I_D = 16\ \text{A}$		0.0017 0.0022	0.0025 0.0030	$\Omega$ $\Omega$

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$C_{iss}$	Input capacitance	$V_{DS} = 25\ \text{V}$ , $f = 1\ \text{MHz}$ , $V_{GS} = 0$		4900		pF
$C_{oss}$	Output capacitance			646		pF
$C_{rss}$	Reverse transfer capacitance			100		pF
$Q_g$	Total gate charge	$V_{DD} = 15\ \text{V}$ , $I_D = 32\ \text{A}$		38		nC
$Q_{gs}$	Gate-source charge	$V_{GS} = 4.5\ \text{V}$		TBD		nC
$Q_{gd}$	Gate-drain charge	(see <a href="#">Figure 3</a> )		TBD		nC
$R_G$	Gate input resistance	$f = 1\ \text{MHz}$ Gate DC Bias = 0 Test signal level = 20 mV open drain		TBD		$\Omega$

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$V_{DD}=15\text{ V}$ , $I_D=16\text{ A}$ , $R_G=4.7\ \Omega$ , $V_{GS}=4.5\text{ V}$ (see <a href="#">Figure 2</a> )		TBD		ns
$t_r$	Rise time			TBD		ns
$t_{d(off)}$	Turn-off delay time			TBD		ns
$t_f$	Fall time			TBD		ns

**Table 7. Source drain diode**


Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$I_{SD}$	Source-drain current				32	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				128	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD}=16\text{ A}$ , $V_{GS}=0$			1.1	V
$t_{rr}$	Reverse recovery time	$I_{SD}=32\text{ A}$ , $di/dt=100\text{ A}/\mu\text{s}$ , $V_{DD}=20\text{ V}$ , $T_J=150\text{ }^\circ\text{C}$ (see <a href="#">Figure 7</a> )		TBD		ns
$Q_{rr}$	Reverse recovery charge			TBD		nC
$I_{RRM}$	Reverse recovery current			TBD		A

1. Pulse width limited by package


2. Pulsed: pulse duration = 300  $\mu\text{s}$ , duty cycle 1.5%

### 3 Test circuits


**Figure 2. Switching times test circuit for resistive load**




**Figure 3. Gate charge test circuit**




**Figure 4. Test circuit for inductive load switching and diode recovery times**



**Figure 5. Unclamped inductive load test circuit**



**Figure 6. Unclamped inductive waveform**



**Figure 7. Switching time waveform**





Figure 8. Gate charge waveform



## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

Obsolete Product(s) - Obsolete Product(s)

Table 8. PolarPAK® option "L" mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.75	0.80	0.85
A1			0.05
b1	0.48	0.58	0.68
b2	0.41	0.51	0.61
b3	2.19	2.29	2.39
b4	0.89	1.04	1.19
b5	0.23	0.33	0.43
c	0.20	0.25	0.30
D	6	6.15	6.30
D1	5.74	5.89	6.04
E	5.01	5.16	5.31
E1	4.75	4.90	5.05
H1	0.23	0.38	
H2	0.45	0.51	0.56
H3	0.31	0.41	0.51
H4	0.45	0.51	0.56
K1	4.22	4.37	4.52
K2	1.08	1.13	1.18
K3	1.37		
K4	0.24		
M1	4.30	4.50	4.70
M2	3.43	3.58	3.73
M3	0.22		
M4	0.05		
P1	0.15	0.20	0.25
T1	3.48	3.64	4.10
T2	0.56	0.76	0.95
T3	1.20		
T4	3.90		
T5		0.18	0.36
<	0°	10°	12°



## 5 Revision history

Table 9. Document revision history

Date	Revision	Changes
19-Jan-2009	1	First release

Obsolete Product(s) - Obsolete Product(s)

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2009 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)