M48Z58Y

ZEROPOWER SRAM

Active

Description


The M48Z58/Y ZEROPOWER®RAM is an 8 Kbit x 8 non-volatile static RAM that integrates power-fail deselect circuitry and battery control logic on a single die. The monolithic chip is available in two special packages to provide a highly integrated battery-backed memory solution.

The M48Z58/Y is a non-volatile pin and function equivalent to any JEDEC standard 8 K x 8 SRAM. It also easily fits into many ROM, EPROM, and EEPROM sockets, providing the non-volatility of PROMs without any requirement for special WRITE timing or limitations on the number of WRITEs that can be performed.

The 28-pin, 600 mil DIP CAPHAThouses the M48Z58/Y silicon with a long life lithium button cell in a single package.

The 28-pin, 330 mil SOIC provides sockets with gold plated contacts at both ends for direct connection to a separate SNAPHAT®housing containing the battery. The unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process. Insertion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is keyed to prevent reverse insertion.

The SOIC and battery packages are shipped separately in plastic anti-static tubes or in tape & reel form.

For the 28-lead SOIC, the battery package (e.g., SNAPHAT) part number is “M4Z28-BR00SH1”.

DATASHEET
Key Features


  • Integrated, ultra low power SRAM, power-fail control circuit, and battery
  • READ cycle time equals WRITE cycle time
  • Automatic power-fail chip deselect and WRITE protection
  • WRITE protect voltages: (VPFD= power-fail deselect voltage)
    • M48Z58: VCC= 4.75 to 5.5 V; 4.5 V ≤ VPFD≤ 4.75 V
    • M48Z58Y: VCC= 4.5 to 5.5 V; 4.2 V ≤ VPFD≤ 4.5 V
  • Self-contained battery in the CAPHATDIP package
  • Packaging includes a 28-lead SOIC and SNAPHAT®top (to be ordered separately)
  • SOIC package provides direct connection for a SNAPHAT®top which contains the battery
  • Pin and function compatible with JEDEC standard 8 Kbit x 8 SRAMs
  • RoHS compliant
    • Lead-free second level interconnect

Circuit Diagram




Technical Documentation
DATASHEETS
ERRATA SHEETS
RELEASE NOTES
DATA BRIEFS
PROGRAMMING INTERFACE SPECIFICATIONS
TECHNICAL ARTICLES
APPLICATION NOTES
PROGRAMMING MANUALS
TECHNICAL NOTES
APPLICATIONS INTERFACE SPECIFICATIONS
REFERENCE MANUALS
USER MANUALS
DEVICE OPTION LISTS
LICENSE AGREEMENTS
DESIGN NOTES
DESIGN TIPS

DATASHEET

 DescriptionVersionSize
DS0515: 5 V, 64 Kbit (8 Kbit x 8) ZEROPOWER® SRAM11413KB
top

APPLICATION NOTES

 DescriptionVersionSize
AN1012: Predicting the battery life and data retention period of NVRAMs and serial RTCs4440KB
AN1011: Battery technology used in NVRAM and real-time clock (RTC) products from ST4249KB
AN1009: 'Negative undershoot' NVRAM data corruption134KB
top
Support
TECH TRAINING PRESENTATIONS
PRODUCT PRESENTATIONS
Hardware Resources
BILL OF MATERIALS
BLOCK DIAGRAMS
CAD SYMBOL DEFINITIONS
HARDWARE CONFIGURATIONS
PACKAGE SPECIFICATIONS
PACKING SPECIFICATIONS
PCB LAYOUTS
SCHEMATIC PACKS
TIMING DIAGRAMS
Software & Development Tools
CODECS
ASSEMBLERS
CODECS
COMPILERS
CONFIGURATION UTILITIES
DEBUGGERS
DEVELOPMENT ENVIRONMENTS
DEVICE PROGRAMMERS
EMULATORS
FIRMWARE
OPERATING SYSTEMS
SOFTWARE DEMOS
SOFTWARE DRIVERS
SOFTWARE FUNCTIONS
SW TRAINING ENVIRONMENTS
TEST UTILITIES
TOOLSETS
Models & Simulators
SPICE MODELS
ADS MODELS
BSDL MODELS
IBIS MODELS
VHDL MODELS
SIMULATORS

IBIS MODELS

 DescriptionVersionSize
Ibis model2.112KB
top
Additional Resources
DELIVERY PLANS
DEPLOYMENT PLANS
DEVELOPMENT PLANS
Orderable Part Numbers for M48Z58Y: M48Z58Y-70MH1F, M48Z58Y-70PC1


Promotion
FLYERS
FLYERS
SELECTION GUIDES
XREF GUIDES
MAGAZINES
MARKETING BROCHURES
PRESS RELEASES
Technical Articles
CONFERENCE PAPERS
JOURNAL ARTICLES
WHITE PAPERS