Ulta 09 LTCSR TBF being cleared
Company  
ST Home | Microcontrollers

Index  »  ST7  »  Ulta 09 LTCSR TBF being cleared
     
   Ulta 09 LTCSR TBF being cleared
 Moderated by :   »  Jatin  -  laubey  -  Setler

Author
beginning argument    ( Replies received: 2 )
BrianM   Posted 13-06-2008 at 12:28   



Registered on :
03-05-2003

From UK (United Kingdom)

Messages : 64

 OFF-Line

Hi I am using and ST7 Flite Ultra 09

I am using "bset LTCSR,#WDGD" to reset the Watchdog in my main loop

This seems to be clearing the Interupt flag, does a "bset" command have the same affect as a read.

If so whats the solution to resetting the watchdog?

Re B


[ This message was edited by: BrianM on 13-06-2008 12:34 ]



 Profile   Quote  
BrianM   Posted 23-09-2008 at 14:02   



Registered on :
03-05-2003

From UK (United Kingdom)

Messages : 64

 OFF-Line

Bump

Anybody help with this please....

Re Brian



 Profile   Quote  
EtaPhi   Posted 24-09-2008 at 13:50   



Registered on :
07-12-2004

From Italy

Messages : 182

 OFF-Line

Brian,
BSET LTCSR,#WDGD is equal to the following instructions:

LD A,LTCSR
OR A,#$01
LD LTCSR,A

For this reason, the first instruction clears the Timebase Interrupt Flag.
The only way to delay the watchdog action without losing the Timebase Interrupt is:

LD A,#%10010011 ;enables Input Capture and Timebase Interrupts too
LD LTCSR,A

According to the datasheet, the Input Capture and Timebase flags should remain unchanged.

Regards

EtaPhi



 Profile   Quote  
On Top

Search in the forums
 
Jump To