Introduction

This application note describes how peripherals of the microcontrollers listed in Table 1 can communicate autonomously without any intervention from the CPU via a network known as Peripherals interconnect matrix.

This feature enhances the CPU real-time performance, while at the same time substantially reducing its power consumption.

The document begins with the description of the Peripherals interconnect matrix features, then it provides an overview of the peripherals configuration and their interconnections. An example is presented and described in detail.

This application note has to be read in conjunction with reference manuals RM0090 and RM0390, available at www.st.com/stm32.

Table 1. Applicable devices

<table>
<thead>
<tr>
<th>Type</th>
<th>Product lines</th>
</tr>
</thead>
<tbody>
<tr>
<td>Microcontrollers</td>
<td>STM32F405/415</td>
</tr>
<tr>
<td></td>
<td>STM32F407/417</td>
</tr>
<tr>
<td></td>
<td>STM32F427/437</td>
</tr>
<tr>
<td></td>
<td>STM32F429/439</td>
</tr>
<tr>
<td></td>
<td>STM32F446</td>
</tr>
</tbody>
</table>
**Contents**

1. **Module overview** ................................................................. 5

2. **Peripherals interconnect matrix** ............................................. 7
   2.1 Timers block ................................................................. 9
       2.1.1 From TIM to TIM .................................................. 9
       2.1.2 From TIM to ADC ................................................. 10
       2.1.3 From TIM to DAC ................................................ 10
       2.1.4 From TIM to DMA ............................................... 10
   2.2 Analog block ............................................................... 11
       2.2.1 From ADC to ADC ............................................... 11
       2.2.2 From Temperature sensor to ADC1 .......................... 11
       2.2.3 From Analog block to DMA ................................... 11
   2.3 Clocks block ............................................................... 11
       2.3.1 From CSS to TIM ................................................ 11
       2.3.2 From LSE, LSI, RTC to TIM ................................... 11
   2.4 System block .............................................................. 12
       2.4.1 From VBAT, VREFIN to ADC ................................. 12
       2.4.2 From EXTI to Analog block .................................. 12
   2.5 Communication interfaces block ....................................... 12
       2.5.1 From SPI/FIRX to TIM ......................................... 12
       2.5.2 From USB block to TIM ...................................... 12
       2.5.3 From ETH block to TIM ....................................... 13
       2.5.4 From Communication interfaces to DMA .................. 13
   2.6 DMA block ................................................................. 13

3. **Application example** ....................................................... 15
   3.1 Hardware description .................................................. 15
   3.2 Software description .................................................. 15

4. **Conclusion** ................................................................. 17

5. **Revision history** .......................................................... 18
List of tables

Table 1. Applicable devices ................................................................. 1
Table 2. Peripherals interconnect matrix for products listed in Table 1 ........ 7
Table 3. Peripherals interconnect configuration detail ............................. 16
Table 4. Document revision history ....................................................... 18
List of figures

Figure 1. Interconnection of STM32F405/7xx, STM32F415/7xx, STM32F42xxx, STM32F43xxx and STM32F446xx peripherals ......................................................... 6
Figure 2. Master / Slave timer overview .................................................. 9
Figure 3. Master TIM / Slave ADC overview ........................................... 10
Figure 4. Master TIM / Slave DAC overview ........................................... 10
Figure 5. SOF connectivity ................................................................. 13
Figure 6. PTP trigger output to TIM2 ITR1 connection ............................ 13
Figure 7. Application overview ........................................................... 15
1 Module overview

Several peripherals can have direct connections between them, as a matter of fact they can be configured to send or respond to event signals that can be internally routed, directly with other peripherals in the device.

The STM32F4 autonomous peripherals include:

- Timers: can be internally connected to each other, or can be connected to DMA and to the Analog block.
- Analog block: can receive event from timers or can generate event to DMA.
- Clocks: can produce event to Timers.
- System block: can send event to Analog block.
- Communication interfaces block: can generate event to timers or to DMA.
An overview of peripheral interconnections for STM32F4 is shown in Figure 1.

**Figure 1. Interconnection of STM32F405/7xx, STM32F415/7xx, STM32F42xxx, STM32F43xxx and STM32F446xx peripherals**
2 Peripherals interconnect matrix

Peripherals in STM32F4 are interconnected by a network named Peripherals interconnect matrix, that makes it possible to directly connect one peripheral to another without waking up the CPU. Depending on peripherals, these interconnections can operate in Run, Sleep and Stop modes.

Peripherals that respond to events are called Users, those that send events are called Generators. Both types are listed in Table 2.

Table 2. Peripherals interconnect matrix for products listed in Table 1

<table>
<thead>
<tr>
<th>Generators</th>
<th>TIM1</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
<th>TIM6</th>
<th>TIM7</th>
<th>TIM8</th>
<th>TIM9</th>
<th>TIM10</th>
<th>TIM11</th>
<th>TIM12</th>
<th>DMA1</th>
<th>DMA2</th>
<th>ADC</th>
<th>DAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM1</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM2</td>
<td>X</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>TIM3</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM4</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM5</td>
<td>X</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>TIM6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM8</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>TIM14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>ADC</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>DAC</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VSENSE</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
</tr>
<tr>
<td>Clocks</td>
<td>LSI</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>LSE</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>RTC</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td></td>
<td>CSS</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>
### Table 2. Peripherals interconnect matrix for products listed in Table 1 (continued)

<table>
<thead>
<tr>
<th>Generators</th>
<th>TIM1</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
<th>TIM6</th>
<th>TIM7</th>
<th>TIM8</th>
<th>TIM9</th>
<th>TIM10</th>
<th>TIM11</th>
<th>TIM12</th>
<th>DMA1</th>
<th>DMA2</th>
<th>ADC1</th>
<th>ADC2</th>
<th>DAC1</th>
<th>DAC2</th>
</tr>
</thead>
<tbody>
<tr>
<td>OTG FS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OTG HS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPI1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPI2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPI3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPI4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPI5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPI6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CRYP(1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HASH(1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ETH(1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SPIDIF(2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>QSPI(2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2C1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2C2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2C3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2CFMP(2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2S2(1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I2S3(1)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SAI1(3)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SAI2(2)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USART1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USART2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USART3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>USART6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UART4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UART5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UART7(4)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UART8(4)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DCMI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDIO</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>X</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Communication interfaces**

- **OTG FS**: USB On-The-Go Full Speed
- **OTG HS**: USB On-The-Go High Speed
- **SPI1**: Serial Peripheral Interface 1
- **SPI2**: Serial Peripheral Interface 2
- **SPI3**: Serial Peripheral Interface 3
- **SPI4**: Serial Peripheral Interface 4
- **SPI5**: Serial Peripheral Interface 5
- **SPI6**: Serial Peripheral Interface 6
- **CRYP(1)**: Cryptographic Coprocessor
- **HASH(1)**: Hash Function
- **ETH(1)**: Ethernet
- **SPI(2)**: Serial Peripheral Interface
- **QSPI(2)**: Quick SPI
- **I2C1**: Inter-Integrated Circuit
- **I2C2**: Inter-Integrated Circuit
- **I2C3**: Inter-Integrated Circuit
- **I2CFMP(2)**: Inter-Fieldbus Master
- **I2S2(1)**: Inter-Serial Stereo
- **I2S3(1)**: Inter-Serial Stereo
- **SAI1(3)**: Serial Audio Interface
- **SAI2(2)**: Serial Audio Interface
- **USART1**: Universal Synchronous Asynchronous Receive Transmitter
- **USART2**: Universal Synchronous Asynchronous Receive Transmitter
- **USART3**: Universal Synchronous Asynchronous Receive Transmitter
- **USART6**: Universal Synchronous Asynchronous Receive Transmitter
- **UART4**: Universal Asynchronous Receiver Transmitter
- **UART5**: Universal Asynchronous Receiver Transmitter
- **UART7(4)**: Universal Asynchronous Receiver Transmitter
- **UART8(4)**: Universal Asynchronous Receiver Transmitter
- **DCMI**: Data Camera Memory Interface
- **SDIO**: Secure Digital Input Output
2.1 Timers block

2.1.1 From TIM to TIM

Some of the timers are linked together internally for synchronization or chaining. When one timer is configured in Master mode, it can reset, start, stop or clock the counter of another timer configured in Slave mode.

A description of this feature is provided in the “Timer synchronization” section of RM0390 and RM0090 reference manuals, while all the possible master/slave connections are described in the “TIMx internal trigger connection” tables of the same documents.

The output (from Master) is on signal TIMx_TRGO following a configurable timer event. The input (to slave) is on signals TIMx_ITR0/ITR1/ITR2/ITR3.

Figure 2 is an overview of the trigger selection and the Master mode selection blocks.

Table 2. Peripherals interconnect matrix for products listed in Table 1 (continued)

<table>
<thead>
<tr>
<th>Generators</th>
<th>TIM1</th>
<th>TIM2</th>
<th>TIM3</th>
<th>TIM4</th>
<th>TIM5</th>
<th>TIM8</th>
<th>TIM9</th>
<th>TIM11</th>
<th>TIM12</th>
<th>DMA1</th>
<th>DMA2</th>
<th>ADC</th>
<th>DAC</th>
</tr>
</thead>
<tbody>
<tr>
<td>System</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>VBAT</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VREFIN</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>EXTI</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</tbody>
</table>

1. Not in STM32F446xx.
2. Only in STM32F446xx.
3. Available only in STM32F42xxx. STM32F43xxx and STM32F446xx.
4. Available only in STM32F42xxx and STM32F43xxx.
2.1.2 From TIM to ADC

As shown in Figure 3, some timers can be used to generate an ADC triggering event. The output (from timer) is on signal TIMx_TRGO or TIMx_CHx event. The input (to ADC) is on signal EXTSEL [3:0], JEXTSEL [3:0].

ADC synchronization is described in the “Conversion on external trigger and trigger polarity” section of RM0390 and RM0090 reference manuals. The connection between timers and ADCs regular and injected channels is described in the “External trigger for regular channels” and “External trigger for injected channels tables” of the same documents.

2.1.3 From TIM to DAC

Some timers can be used as triggering event to start a DAC conversion (see Figure 4). The output (from timer) is on signal TIMx_TRGO directly connected to corresponding DAC Inputs. The selection of the input on DAC is provided in the “DAC trigger selection” section of the RM0390 and RM0090 reference manuals.

2.1.4 From TIM to DMA

Refer to Section 2.6: DMA block.
2.2 **Analog block**

Analog block includes:
- ADC block: three ADCs;
- DAC block: two DAC converters;
- Temperature sensor Block.

2.2.1 **From ADC to ADC**

In multi ADC mode, the start of conversion is triggered alternately or simultaneously by the ADC1 master to the ADC2 and ADC3 slaves, depending on the mode selected by the MULTI[4:0] bits in the ADC_CCR register.

This feature is explained in the “Multi ADC mode” section of RM0390 and RM0090 reference manuals.

2.2.2 **From Temperature sensor to ADC1**

On STM32F4xx devices, the temperature sensor is internally connected to the input channel, either ADC1_IN16 or ADC1_IN18 can be used to convert the sensor output voltage into a digital value.

The section “Temperature sensor” in the RM0390 and RM0090 reference manuals describes the connection between the sensor and the ADC and the procedure to apply in order to read the converted value.

2.2.3 **From Analog block to DMA**

Refer to *Section 2.6: DMA block*.

2.3 **Clocks block**

System block includes:
- LSE clock;
- LSI clock;
- Clock security system (CSS);
- Real-time clock (RTC).

2.3.1 **From CSS to TIM**

CSS can generate system errors in the form of timer break toward timers.

The purpose of the break function is to protect power switches driven by PWM signals generated by the timers.

The list of possible break sources is given in the “Using the break function (TIM1/TIM8)” section of the RM0090 and RM0390 reference manuals.

2.3.2 **From LSE, LSI, RTC to TIM**

External clock (LSE), internal clock (LSI) and RTC wakeup interrupt can be used as input to general-purpose timer (TIM5 channel 4/TIM11 channel 1).
This feature is described in the following sections of the RM0090 and RM0390 reference manuals:

- “Internal/external clock measurement using TIM5/TIM11”;
- “TIM5 option register (TIM5_OR)”;
- “TIM11 option register 1 (TIM11_OR)”.

### 2.4 System block

Power supplies block includes:

- The internal reference voltage VREFINT;
- VBAT;
- External interrupt/event controller (EXTI).

#### 2.4.1 From VBAT, VREFIN to ADC

The VBAT channel is connected to channel ADC1_IN18. It can be converted as an injected or regular channel.

The VREFINT is connected to ADC1_IN17.

Refer to the following sections of the RM0090 and RM0390 reference manuals for a description of the interconnection between VBAT, VREFINT and ADC:

- “Channel selection”;
- “Battery charge monitoring”.

#### 2.4.2 From EXTI to Analog block

EXTI can be used to generate an ADC triggering event or to start a DAC conversion.

ADC synchronization is described in the “Conversion on external trigger and trigger polarity” section of the RM0390 and RM0090 reference manuals, while selection of input triggers on DAC is provided in the “DAC trigger selection” section of the same documents.

### 2.5 Communication interfaces block

#### 2.5.1 From SPIDIFRX to TIM

SPIDIFRX (SPDIFRX_FRAME_SYNC) is connected to TIM11_CH1 to measure the clock drift of received SPDIFRX frames.

This interconnection is explained in the section “TIM11 option register 1 (TIM11_OR)” of the RM0390 reference manual.

#### 2.5.2 From USB block to TIM

USB block includes:

- USB on-the-go full-speed (OTG_FS);
- USB on-the-go high-speed (OTG_HS).
USB (OTG_FS SOF) and USB (OTG HS SOF) can generate a trigger to general-purpose timer (TIM2), as shown in Figure 5.

![Figure 5. SOF connectivity](image)

The interconnection between USB and TIM2 is described in the “SOF trigger” section of RM0390 and RM0090 reference manuals.

### 2.5.3 From ETH block to TIM

The MAC can generate a trigger to general-purpose timer (TIM2).

This PTP trigger signal is connected to the TIM2 ITR1 input selectable by software. The connection is enabled through bits 11 and 10 in the TIM2 option register (TIM2_OR).

![Figure 6. PTP trigger output to TIM2 ITR1 connection](image)

Connection of ETH to TIM2 is described in the section “Precision time protocol (IEEE1588 PTP)” of the RM0090 reference manual.

### 2.5.4 From Communication interfaces to DMA

Refer to Section 2.6: DMA block.

### 2.6 DMA block

Each stream is associated with a DMA request that can be selected out of 8 possible channel requests. The selection is controlled by the CHSEL[2:0] bits in the DMA_SxCR...
register. The 8 requests from the peripherals (TIM, ADC, SPI, I2C, etc.) are independently connected to each channel and their connection depends on the product implementation. This interconnection is explained in the following tables of RM0390 and RM0090 reference manuals:
- “DMA1 request mapping”;
- “DMA2 request mapping”.
3  Application example

The example described in this section will demonstrate how to use the peripherals interconnect matrix on STM32F4 microcontrollers, namely how to set up ADC1 to start single conversions every time TIM 8 overflows. Each time an end of conversion occurs the DMA transfers the converted data from the ADC to memory.

This application uses the STM32F4xx HAL API.

3.1  Hardware description

Please refer to Figure 7, where the same color scheme of Figure 1 has been used:
- TIM 8 peripheral: used to generate an ADC triggering event;
- ADC1 peripheral: used in Slave mode;
- DMA peripheral: used to transmit data from the slave ADC to the memory.

![Figure 7. Application overview](image)

3.2  Software description

The ADC1 is configured to convert TIM8 capture compare event ADC channel1. Each time an end of conversion occurs, the DMA transfers, in normal mode, the converted data from ADC1 DR register to the `aDST_Buffer[]` table.

```c
/* Enables ADC DMA request after last transfer and enables ADC peripheral*/
HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&aDST_Buffer[0], BUFFER_SIZE);
```

In this example, the system clock is 180 MHz, APB2 = 90 MHz and ADC clock = APB2/2. Since ADC1 clock is 45 MHz and sampling time is set to 3 cycles, the conversion time to 12 bit data is 12 cycles so the total conversion time is \((12 + 3) / 45 = 0.33\) µs.
The detail for related code is provided in Table 3.

<table>
<thead>
<tr>
<th>Interconnect</th>
<th>Code example</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>TIM8_TRGO selection</td>
<td>sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;</td>
<td>Configures the Master TIM to generate a triggering event (TIM_TRGO_UPDATE).</td>
</tr>
<tr>
<td></td>
<td>sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>HAL_TIMEx_MasterConfigSynchronization(&amp;htim8, &amp;sMasterConfig);</td>
<td></td>
</tr>
<tr>
<td>ADC1 external trigger source</td>
<td>hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;</td>
<td>The TIM8_TRGO event triggers conversion for the regular group with rising edge.</td>
</tr>
<tr>
<td></td>
<td>hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>hadc1.Init.DMAContinuousRequests = ENABLE;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>hadc1.Init.EOCSelection = ENABLE;</td>
<td></td>
</tr>
<tr>
<td></td>
<td>HAL_ADC_Init(&amp;hadc1);</td>
<td></td>
</tr>
<tr>
<td></td>
<td>__HAL_LINKDMA(hadc, DMA_Handle, hdma_adc);</td>
<td>Associates the initialized DMA handle to the ADC handle.</td>
</tr>
</tbody>
</table>

Table 3. Peripherals interconnect configuration detail
4 Conclusion

In this application note a useful complement to datasheets and reference manuals has been described by introducing the Peripherals interconnect matrix.

A basic use case has been presented and described in detail.

Users can start from it when developing their own solutions based on microcontrollers of the STM32F405/415, STM32F407/417, STM32F427/437, STM32F429/439 and STM32F446 lines.
5 Revision history

Table 4. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>03-Feb-2015</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
| 19-Mar-2015| 2        | Changed document classification from ST Restricted to Public. Updated title of Table 2 and caption of Figure 1. Updated references to RM0090 and RM0390 reference manuals in:  
   - Section 2.1.1: From TIM to TIM;  
   - Section 2.1.2: From TIM to ADC;  
   - Section 2.1.3: From TIM to DAC;  
   - Section 2.2.1: From ADC to ADC;  
   - Section 2.2.2: From Temperature sensor to ADC1;  
   - Section 2.3.1: From CSS to TIM;  
   - Section 2.3.2: From LSE, LSI, RTC to TIM;  
   - Section 2.4.1: From VBAT, VREFIN to ADC;  
   - Section 2.4.2: From EXTI to Analog block;  
   - Section 2.5.1: From SPIDIFRX to TIM;  
   - Section 2.5.2: From USB block to TIM;  
   - Section 2.5.3: From ETH block to TIM;  
   - Section 2.6: DMA block. |