Features

- 16 Mbit SRAM
- 1 Gbyte or more MicroSD card
- Boot from user Flash, system memory or SRAM
- Both ISO/IEC 14443 type A and B smartcard support
- I^2C compatible serial interface 64 Kbit EEPROM, MEMS and I/O expander
- IEEE 802.3-2002 compliant ethernet connector
- Two CAN 2.0 A/B channels on the same DB connector
- RS-232 communication
- IrDA transceiver
- USB OTG (HS and FS) with Micro-AB connector
- Inductor motor control connector
- I^2S Audio DAC, stereo audio jack for headset
- 3.2" 240x320 TFT color LCD with touch screen
- 4 color LEDs
- Camera module and extension connector for ST camera plug-in
- Joystick with 4-direction control and selector
- Reset, wakeup, tamper and user button
- RTC with backup battery
- Extension connector for daughterboard or wrapping board
- JTAG, SW and trace debug support
- Embedded ST-LINK/V2
- Five 5V power supply options: Power jack, USB FS connector, USB HS connector, ST-LINK/V2 or daughterboard

Description

The STM3220G-EVAL evaluation board is a complete demonstration and development platform for the STM32 F-2 series and includes an embedded STM32F207IG6 high-performance ARM® Cortex™-M3 32-bit microcontroller.

The full range of hardware features on the board is provided to help you evaluate all peripherals (USB OTG HS, USB OTG FS, ethernet, motor control, CAN, MicroSD card, smartcard, USART, Audio DAC, RS-232, IrDA, SRAM, MEMS, EEPROM... etc.) and develop your own applications.

The in-circuit ST-LINK/V2 tool can be easily used for JTAG and SWD interface debugging and programming.
1 Demonstration software

Demonstration software is preloaded in the board’s Flash memory for easy demonstration of the device peripherals in standalone mode. For more information and to download the latest version available, please refer to STM3220G-EVAL demonstration software available on web: www.st.com/mcu.

2 Ordering information

Table 1. Device summary

<table>
<thead>
<tr>
<th>Order code</th>
<th>Reference</th>
</tr>
</thead>
<tbody>
<tr>
<td>STM3220G-EVAL</td>
<td>STM3220G-EVAL evaluation board</td>
</tr>
</tbody>
</table>

3 Revision history

Table 2. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>24-Mar-2011</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>