

TN0897 Technical note

SPI protocol for ST VIPower High side drivers and automotive smart power devices

Introduction

The document describes a standardized SPI protocol. It defines a common structure of the communication frames and defines specific addresses for product and status information.

April 2021 TN0897 Rev 3 1/28

Contents TN0897

Contents

| 1 | Gen | General description | | | | | | |
|---|-------|--|---|--|--|--|--|--|
| | 1.1 | Feature list | 6 | | | | | |
| | 1.2 | Signal description | 6 | | | | | |
| 2 | SPI | communication flow | 8 | | | | | |
| | 2.1 | General description | 8 | | | | | |
| | 2.2 | Command byte | 9 | | | | | |
| | | 2.2.1 Operating code definition | 0 | | | | | |
| | 2.3 | Global status register | 1 | | | | | |
| | | 2.3.1 Global error flag definition | 2 | | | | | |
| | 2.4 | Configuration register (optional) | 4 | | | | | |
| 3 | Add | ress mapping1 | 5 | | | | | |
| | 3.1 | RAM address range | 5 | | | | | |
| | 3.2 | ROM address range | 5 | | | | | |
| 4 | Write | e operation | 7 | | | | | |
| | 4.1 | Write command format | 7 | | | | | |
| | 4.2 | Format of data shifted out at SDO during write cycle | 8 | | | | | |
| 5 | Read | d operation | 9 | | | | | |
| | 5.1 | Read command format | 9 | | | | | |
| | 5.2 | Format of data shifted out at SDO during Read cycle | 0 | | | | | |
| 6 | Read | d and clear status operation | 1 | | | | | |
| | 6.1 | Read and clear status command format | 1 | | | | | |
| | 6.2 | Format of data shifted out at SDO during read and clear status operation 2 | 2 | | | | | |
| 7 | Read | d device information | 3 | | | | | |
| | 7.1 | ID-Header | 3 | | | | | |
| | 7.2 | Silicon version | 4 | | | | | |
| | 7.3 | Product code | 4 | | | | | |
| | 7.4 | SPI-Frame-ID | | | | | | |
| | | | | | | | | |



| TN0897 | Con | ntents |
|--------------|---------------------|--------|
| Appendix A | Reference documents | 25 |
| Appendix B | Product code | 26 |
| Revision his | tory | 27 |

List of tables TN0897

List of tables

| Table 1. | Command byte (8 bit) | . 10 |
|-----------|----------------------------------|------|
| Table 2. | Operating code definition | . 10 |
| Table 3. | Global Status Register | . 11 |
| Table 4. | Definition of Global Status bits | . 11 |
| Table 5. | Configuration register | . 14 |
| Table 6. | RAM operation code | . 15 |
| Table 7. | RAM address range | . 15 |
| Table 8. | ROM operation code | |
| Table 9. | ROM address range | . 16 |
| Table 10. | Device information | . 23 |
| Table 11. | ID-Header | . 23 |
| Table 12. | Product family | . 23 |
| Table 13. | Silicon version | . 24 |
| Table 14. | Silicon version coding | . 24 |
| Table 15. | SPI-frame-ID | . 24 |
| Table 16. | Frame width | . 24 |
| Table 17. | Reference documents | . 25 |
| Table 18. | Product code | . 26 |
| Table 19. | Document revision history | . 27 |



TN0897 List of figures

List of figures

| Figure 1. | ST SPI signal description | 7 |
|------------|---|------|
| Figure 2. | SPI signal description | 7 |
| Figure 3. | Communication principle of the ST SPI | 9 |
| Figure 4. | Global error flag definition | . 13 |
| Figure 5. | Write command format | . 17 |
| Figure 6. | SDO Frame composition during WRITE operation | . 18 |
| Figure 7. | Write operation - 16 bit frame | . 18 |
| Figure 8. | Read command format | . 19 |
| Figure 9. | SDO Frame composition during READ operation | . 20 |
| Figure 10. | Read operation - 16 bit frame | . 20 |
| Figure 11. | Read and clear status command format | . 21 |
| Figure 12. | SDO Frame composition during READ and CLEAR operation | . 22 |
| Figure 13 | Read and clear status operation - 16 bit frame | 22 |



TN0897 Rev 3 5/28

General description TN0897

1 General description

1.1 Feature list

- Standardized communication frame structure
- Variable frame width
- · Global status information available in every communication frame
- In-frame response
- Pre-defined address assignment
- Fail-safe concept
 - Robust communication protocol
 - Bus fault detection
 - Global failure Indication
- Product information
 - Product name and family
 - Silicon version
- Plug & play concept (standardized access to product information)

1.2 Signal description

Serial Clock (SCK): this input signal provides the timing of the serial interface. Data present at Serial Data Input (SDI) is latched on the rising edge of Serial Clock (SCK). Data on Serial Data Out (SDO) is shifted out at the falling edge of Serial Clock (SCK).

Serial Data Input (SDI): this input is used to transfer data serially into the device. It receives the data to be written. Values are latched on the rising edge of Serial Clock (SCK).

Serial Data Output (SDO): this output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (SCK).

SDO also reflects the status of the <Global Error Flag> (Bit 7 of the <Global Status Register>) while CSN is low and no clock signal is present


Chip Select Not (CSN): when this input signal is High, the device is not selected and Serial Data Output (SDO) is high impedance. Driving this input Low enables the communication. The communication must start and stop on a Low level of Serial Clock (SCK).

Failure Status (FSTAT) (optional): the <FSTAT> pin reflects the status of the <Global Error Flag> (Bit 7 of the <Global Status Register>). It is an open-drain output signal so that <FSTAT> pins of several devices can be connected to a common pull-up resistor and one microcontroller I/O port in order to indicate a failure in the system.

6/28 TN0897 Rev 3

TN0897 **General description**

Figure 1.ST SPI signal description



The SPI can be driven by a microcontroller with its SPI peripheral running in the following mode: CPOL = 0 and CPHA = 0.

Figure 2.SPI signal description **CPOL CPHA** 0 0 **CSN SDI MSB** LSB Ш **SDO MSB** GASCK719

The communication starts at the CSN transition from High to Low. SCK is initially Low.

Data at SDI must be stable at the first SCK transition from Low to High.

Data at SDO is shifted at the first falling edge of SCK.

CSN transition Low to High must occur after the specified number of clock cycles (rising and falling edges of SCK are counted).

TN0897 Rev 3 7/28 SPI communication flow TN0897

2 SPI communication flow

2.1 General description

The proposed SPI communication is based on a standard SPI interface structure using CSN (Chip Select Not), SDI (Serial Data In), SDO (Serial Data Out/Error) and SCK (Serial Clock) signal lines.

At device start-up the master reads the *SPI-frame-ID*> register (ROM address 3EH) of the slave device. This 8-bit register indicates the SPI frame length (16, 24, or 32 bit) and the availability of additional features.

Each communication frame consists of an instruction byte which is followed by 1, 2 or 3 data bytes.

The data returned on SDO within the same frame always starts with the <Global Status> register. It provides general status information about the device. It is followed by 1, 2 or 3 data bytes (i. e. 'In-frame-response').

For write cycles the *Global Status*> register is followed by the previous content of the addressed register.

For read cycles the <Global Status> register is followed by the content of the addressed register.

8/28 TN0897 Rev 3




Figure 3.Communication principle of the ST SPI

2.2 Command byte

Each communication frame starts with a command byte. It consists of an operating code which specifies the type of operation (<Write>, <Read>, <Read and Clear>, <Read Device Information>) and a 6 bit address. If less than 6 address bits are required, the remaining bits are unused but are reserved.

TN0897 Rev 3 9/28

SPI communication flow TN0897

Table 1.Command byte (8 bit)

| Operati | ng code | | | Add | ress | | |
|---------|---------|-----|----|-----|------|----|----|
| MSB | | LSB | | | | | |
| OC1 | OC0 | A5 | A4 | A3 | A2 | A1 | A0 |

OCx: operating code

Ax: address

2.2.1 Operating code definition

Table 2.Operating code definition

| OC1 | OC0 | Meaning | |
|-----|-----|---|--|
| 0 | 0 | <write mode=""></write> | |
| 0 | 1 | <read mode=""></read> | |
| 1 | 0 | <read and="" clear="" status=""></read> | |
| 1 | 1 | <read device="" information=""></read> | |

The <Write Mode>, <Read Mode> and <Read and Clear Status> operations allow access to the RAM of the device, i. e. to write and to control registers or read status information.

<Read Device Information> allows access to the ROM area which contains device related information such as the product family, product name, silicon version, register width and availability of a watchdog.

Example 1

For 16-bit frames

Command Byte: 0000 1000

Data Byte: 1111 1111

Write FFH at RAM address 08H

Example 2

For 16-bit frames

Command Byte: 0111 1110

Data Byte: 0000 0000

Read register at RAM address 3EH

Example 3

For 16-bit frames

Command Byte: 1011 1110

Data Byte: 0000 0000

Read register at RAM address 3EH and clear its content at CSN low to high transition

TN0897 Rev 3

Example 4

For 16-bit frames

Command Byte: 1111 1110

Data Byte: 0000 0000

Read register at ROM address 3EH (i. e. <SPI-frame-ID>)

2.3 Global status register

Table 3. Global Status Register

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------------------------|------------|-----------------------------------|-------|-------|-----------------|-------|--------------|
| Global Error Flag (GEF) | Comm Error | Not (Chip Reset OR Comm Error) | | | Device specific | | Fail Safe |

Table 4.Definition of Global Status bits

| Bit | Description | Optional feature | Polarity | Comment |
|-----|--|------------------|-------------|---|
| 0 | Fail Safe | Х | Active high | Indicates that the device is in <i>Fail Safe Mode</i> ⁽¹⁾ . The bit is defined as '0' if no fail-safe functionality is present in the device |
| 1 | Device specific | Х | Active high | See product datasheet ⁽²⁾ |
| 2 | Device specific | Х | Active high | See product datasheet ⁽²⁾ |
| 3 | Temp pre-warning | Х | Active high | The bit is defined as '0' if feature is not present. See product datasheet |
| 4 | Thermal Shutdown / Chip Overload | Х | Active high | The bit is defined as '0' if feature is not present. See product datasheet |
| 5 | Not (Chip Reset OR Communication Error) | | Active low | Chip Reset: registers have been set to default Communication Error: see bit 6 The bit is cleared automatically after a valid communication with any register After Power-On the bit is '0' and is set to '1' by a valid SPI communication |
| 6 | Communication Error | | Active high | Bit is set if the number of clock cycles during CSN = low does not match with the specified frame width or if any other device specific communication error occurs. See product datasheet ⁽²⁾ |
| 7 | Global Error Flag (GEF) | | Active high | Logic OR combination of all failures in the <global register="" status=""> and additional device specific failures</global> |

Fail-safe Mode is an operating mode where the device enters a safe state. The precise definition is device specific and is defined in the product datasheet.

^{2.} See Appendix A: Reference documents.



TN0897 Rev 3 11/28

SPI communication flow TN0897

2.3.1 Global error flag definition

The <Global Error Flag> (GEF) is a diagnosis information which is transmitted with every communication frame. It indicates that a failure condition which has been detected can be identified in the Status Registers.

The GEF is composed by a logical OR combination of failures notified in the <Global Status> register and in a device specific Status Registers.

Bits 1, 2 and 3 of the <Global Status> register may be maskable in the <Configuration> register, i.e. these bits may be excluded from the GEF composition.

The clock monitor counts the number of clock pulses during a communication frame (while CSN is low). If the number of SCK pulses does not correspond with the frame width indicated in the <SPI-frame-ID> (ROM address 3EH) the frame is ignored and the <Communication Error> bit in the <Global Status> register is set.

This safety function is implemented to avoid an unwanted activation of output stages by a wrong communication frame.

If a communication error is detected during a read operation, the <Communication Error> bit in the <Global Status> register is set, but the register read is transferred to the SDO pin. If the number of clock cycles is smaller than the frame width, the data at SDO is truncated. If the number of clock cycles is larger than the frame width, the data at SDO is filled with '0'.

If the frame width is greater than 16 bits, initial Read of <SPI-frame-ID> using a 16 bits communication sets the <Communication Error> bit of the <Global Status> register. A subsequent correct length transaction is necessary to correct this bit.

Due to this safety functionality a daisy chaining of SPI is not possible. Instead, a parallel operation of the SPI bus by controlling the CSN signal of the connected ICs is recommended.

The SPI Failure Detection identifies a short circuit condition at SDI if all bits within a received frame are '0' (short to GND) or '1' (short to V_{dd}).

In this case the communication frame is ignored, the device enters the <Fail-Safe Mode> and the <Fail-Safe> bit in the <Global Status> register is set.

12/28 TN0897 Rev 3




Figure 4. Global error flag definition

The open-drain <FSTAT> pin is an optional feature which reflects the status of the <Global Error Flag> (Bit 7 of the <Global Status> register). Several <FSTAT> pins in a system can be connected to one microcontroller I/O port in order to indicate an error in the system. The faulty device can then be identified by reading the <Global Error Flag> bits of all devices.

The <Global Error Flag> is also available on the SDO pin while CSN is low and the clock signal is stable (high or low). The flag at SDO remains as long as CSN is low. This operation does not set the <communication error> bit in the <Global Status Register>. The refresh-procedure of the GEF at SDO is device specific.

A status change during an SPI communication can cause an inconsistency in the <Global Status> register and other Status Registers. For devices intended for safety critical applications, precautions must be taken to avoid such inconsistencies.

TN0897 Rev 3 13/28

SPI communication flow TN0897

2.4 Configuration register (optional)

The <Configuration> register is optional. When available, it is always accessible at RAM address 3FH.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------------------------------|----------------------------------|----------------------------------|----------------------------------|---|---|---|---------------|
| Device specific fault mask | Device specific fault mask | Device specific fault mask | Device specific fault mask | Masking Bit 3 of <global Status> register</global | Masking Bit 2 of <global status=""> register</global> | Masking Bit 1 of <global Status> register</global | WD Trigger |

Table 5.Configuration register

<WD Trigger>: this Bit is reserved to trigger the watchdog. The precise procedure required to serve the watchdog is device specific and defined in the product datasheet. The bit is reserved if the device has no watchdog.

<Masking>: bits 1, 2 and 3 allow masking of the corresponding bit in the <Global Status> register. If a Status Bit is masked, it is excluded from the <Global Error Flag> composition, i. e. the information is still indicated in the <Global Status> register but it is not contributing to the <Global Error Flag> (Bit 7 of the <Global Status> register).

1 = corresponding bit is masked, 0 = corresponding bit is not masked

14/28 TN0897 Rev 3

TN0897 Address mapping

3 Address mapping

3.1 RAM address range

Table 6.RAM operation code

| Ор | Code | Onevetion |
|-----|------|---|
| OC1 | OC0 | Operation |
| 0 | 0 | <write></write> |
| 0 | 1 | <read></read> |
| 1 | 0 | <read and="" clear="" status=""></read> |

Table 7.RAM address range

| RAM Address | Description | Access | | |
|-------------|--|--------|--|--|
| 3FH | <configuration> optional</configuration> | R/W | | |
| | | • | | |
| | Status Registers | R | | |
| | Status Negisters | R | | |
| | | | | |
| | Control Registers | R/W | | |
| | Control Registers | R/W | | |
| | | | | |
| 00H | Reserved ⁽¹⁾ | | | |

Address 00H is reserved. A Write operation to this address is recognized as a SDI failure (short to GND) and causes the device to enter Fail-Safe Mode.

The RAM memory area contains the Control Registers (Read/Write) and Status Registers (Read). The address assignment for these registers is device specific and defined in the product datasheet.

The register width can be 8, 16 or 24 bit and is defined in the <SPI Frame ID>.

For the <Configuration> register the eight most significant bits of the memory cell are used. All unused RAM addresses are read as '0'.

3.2 ROM address range

Table 8.ROM operation code

| Op Code | | Operation | |
|---------|-----|--|--|
| OC1 | OC0 | - Operation | |
| 1 | 1 | <read device="" information=""></read> | |

Address mapping TN0897

Table 9.ROM address range

| ROM Address | Device Information | Access |
|----------------|--|--------|
| 3FH | Reserved ⁽¹⁾ | |
| 3EH | <spi frame="" id=""></spi> | R |
| 04H to 3DH | Product specific See product datasheet | R |
| 03H | <pre><pre><pre><pre><pre><pre></pre></pre></pre></pre></pre></pre> | R |
| 02H | <pre><pre><pre><pre></pre></pre></pre></pre> | R |
| 01H | <silicon version=""></silicon> | R |
| 00H | <id header=""></id> | R |

ROM address 3FH is unused. An attempt to access this address is recognized as a SDI failure (short to V_{DD}) and causes the device to enter Fail-Safe Mode.

The register width of the ROM area is 8 bit. For products with 16 or 24 bit register width, the eight most significant bits of the memory cell are used.

All unused ROM addresses are read as '0'.

TN0897 Write operation

4 Write operation

The write operation starts with a Command Byte followed by 1, 2, or 3 data bytes (depending on the register width of the device). The number of data bytes is specified in the <SPI-frame-ID>.

4.1 Write command format

Figure 5.Write command format

| MSB | | | Comma | na byte | | | LSB | | | |
|----------------------|-----|---------|--------|----------------------|----|----|-----|--|--|--|
| ОрО | ode | Address | | | | | | | | |
| 0 | 0 | A5 | A4 | A3 | A2 | A1 | A0 | | | |
| Data byte 1 MSB LSB | | | | | | | | | | |
| D7 | D | 6 D5 | D4 | D3 | D2 | D1 | D0 | | | |
| | | | Data b | yte 2 ⁽¹⁾ | | | | | | |
| MCD | | | | | | | LSB | | | |
| MSB | | 6 D5 | D4 | D3 | D2 | D1 | D0 | | | |

A0 to A5: address bits

TN0897 Rev 3 17/28

TN0897 Write operation

Format of data shifted out at SDO during write cycle 4.2

Figure 6.SDO Frame composition during WRITE operation

| Global status register | | | | | | | | | | | |
|---|---------------|----------------------------|------|-----------------|--------|--------------------|--------------------|-------------------|-------|--|--|
| Bit 7 | Bit 6 | Bit 5 | | Bit | 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | |
| Global Error Flag (GEF) | Comm Error | Not (Chip Re OR Comm Er | | TSD / overlo | | T _{frame} | Device specific | Device specifi | | | |
| Data byte 1 - previous content of addressed register | | | | | | | | | | | |
| MSB | | | | | | | | | LSB | | |
| D7 | D6 | D5 | | D4 | D | 3 | D2 | D1 | D0 | | |
| Data byte 2 - previous content of addressed register ⁽¹⁾ | | | | | | | | | | | |
| | Dat | ta byte 2 - pre | viou | s conte | ent of | address | sed registe | er ⁽¹⁾ | | | |
| MSB | Dat | ta byte 2 - pre | viou | s conte | ent of | address | sed registe | er ⁽¹⁾ | LSB | | |

Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the previous content of the accessed register.

CSN SDI A5 A4 A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0 Command Data (8 bit) TSD Dev Dev Fail SDO D7 D6 D5 D4 D3 D2 D1 D0 Data Global Status (previous content of the register) GAPGCFT00722

Figure 7.Write operation - 16 bit frame

TN0897 Read operation

5 Read operation

The Read operation starts with a Command Byte followed by 1, 2, or 3 data bytes. The number of data bytes is specified in the <SPI-frame-ID>. The content of the data bytes is 'don't care'. The content of the addressed register is shifted out at SDO within the same frame ('in-frame response').

5.1 Read command format

Figure 8.Read command format

| | | | Comma | nd byte | | | |
|------|-----|-----------|---------|----------------------|----|----|------------|
| MSB | | | | | | | LSB |
| Op C | ode | e Address | | | | | |
| 0 | 1 | A5 | A4 | A3 | A2 | A1 | A0 |
| MSB | 0 | 0 | Data b | 0 | 0 | 0 | LSB |
| 0 | | | | | | | |
| | | | Data by | rte 2 ⁽¹⁾ | | | |
| MSB | | | Data by | rte 2 ⁽¹⁾ | | | LSB |

A0 to A5: address bits

TN0897 Rev 3 19/28

Read operation TN0897

5.2 Format of data shifted out at SDO during Read cycle


Figure 9.SDO Frame composition during READ operation

| | | | Glob | al stat | us reg | jister | | | | |
|----------------------------|---------------|-----------------------------------|--------|------------------------|--------|--------------------|------------------------|---|--------------------|--------------|
| Bit 7 | Bit 6 | Bit 5 | | Bit | 4 | Bit 3 | Bit 2 | | Bit 1 | Bit 0 |
| Global Error Flag (GEF) | Comm Error | Not (Chip Reset OR Comm Error) | | TSD / chip overload | | T _{frame} | Device specifi | | Device specific | Fail Safe |
| | | Data byte | 1 - cc | ontent (| of add | lressed | register | | | |
| MSB | | | | | | | | | | LSB |
| D7 | D6 | D5 | | D4 | D | 3 | D2 | D |)1 | D0 |
| | T | Data byte 2 | - co | ntent o | f addı | essed | register ⁽¹ |) | | LSB |
| MSB | | | | | | | | | | |

Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the content of the register to be read.

Figure 10.Read operation - 16 bit frame



6 Read and clear status operation

The <Read and Clear Status> operation starts with a Command Byte followed by 1, 2, or 3 data bytes. The number of data bytes is specified in the <SPI-frame-ID>. The content of the data bytes is 'don't care'. The content of the addressed status register is transferred to SDO within the same frame ('in-frame response') and is subsequently cleared.

A <Read and Clear Status> command addressed to the <Configuration> register (RAM: 3FH) clears all status registers (incl. the <Global Status> register) simultaneously and reads back the <Configuration> register.

6.1 Read and clear status command format

Figure 11.Read and clear status command format **Command byte MSB LSB Op Code Address** 0 A5 A4 А3 A2 **A1** A0 Data byte 1 **MSB** LSB 0 0 0 0 0 0 0 Data byte 2⁽¹⁾ **MSB LSB** 0 0 0 0 0 0 0 0 Only for 24-bit SPI frame width.

A0 to A5: address bits


TN0897 Rev 3 21/28

Format of data shifted out at SDO during read and clear 6.2 status operation

| Global status register | | | | | | | | | | | |
|--|---------------|-----------------------------------|----|---|-----------------|---|--------------------|-------------------|------------------|---|-----------|
| Bit 7 | Bit 6 | Bit 5 | | | Bit | 4 | Bit 3 | Bit 2 | | Bit 1 | Bit 0 |
| Global Error Flag (GEF) | Comm Error | Not (Chip Reset OR Comm Error) | | | TSD / overle | • | T _{frame} | Device specifi | - | Device specifi | |
| Data byte 1 - content of addressed status register or configuration register | | | | | | | | | | | |
| | SB LSB | | | | | | | | | | |
| MSB | | | | | | | | | | | LSB |
| MSB D7 | D6 | | D5 | D | 04 | D | 3 | D2 | | D1 | LSB D0 |
| | | ata byte | | | | | | D2 us regist | er ⁽¹ | <u>- · </u> | |
| | | ata byte | | | | | | | er ⁽¹ | <u>- · </u> | |

Failures are indicated by activating the corresponding bit of the <Global Status> register. The returned data byte(s) represent(s) the content of the register to be read.

Figure 13.Read and clear status operation - 16 bit frame



22/28 TN0897 Rev 3

7 Read device information

Product specific information is stored in the ROM area and can be read using a dedicated operating code (<Read Device Information>).

Table 10.Device information

| Op C | Code | Address | Device Information |
|------|------|------------|---|
| OC1 | OC0 | Audress | Device information |
| 1 | 1 | 3FH | Reserved |
| 1 | 1 | 3EH | <spi-frame-id></spi-frame-id> |
| 1 | 1 | 04H to 3DH | Product specific See product datasheet |
| 1 | 1 | 03H | <product 2="" code=""></product> |
| 1 | 1 | 02H | <product 1="" code=""></product> |
| 1 | 1 | 01H | <silicon version=""></silicon> |
| 1 | 1 | 00H | <id-header></id-header> |

7.1 ID-Header

Table 11.ID-Header

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|----------|--------------|---|------------|-------|
| Fa | ım | | ROM Addr | ess Range fo | or <device inf<="" th=""><th>formation></th><th></th></device> | formation> | |

The <Address Range> specifies the highest ROM address which contains <Device Information>.

The standard value if no additional information registers are present is 03H (è content of ID-Header is: XX00 0011)

The <Family Identifier> specifies the product family according to the following family codes:

Table 12.Product family

| Bit 7 | Bit 6 | Product family |
|-------|-------|----------------|
| 0 | 0 | VIPower |
| 0 | 1 | BCD |
| 1 | 0 | VIPower hybrid |

Read device information TN0897

7.2 Silicon version

Table 13. Silicon version

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|---------|---------|-------|
| | Rese | erved | | | Silicon | Version | |

The <Silicon Version> provides information about the silicon version according to the following table:

Table 14. Silicon version coding

| Bit3 | Bit 2 | Bit 1 | Bit 0 | Silicon version |
|------|-------|-------|-------|-----------------|
| 0 | 0 | 0 | 0 | First silicon |
| 0 | 0 | 0 | 1 | V2 |

7.3 Product code

<Product Code 1> and <Product Code 2> represent a unique set of codes to identify the product. The code is specified in the datasheet (see *Appendix B: Product code*).

7.4 SPI-Frame-ID

The <SPI-frame-ID> provides information about the register width (1, 2, 3 bytes) and the availability of additional features like <Burst Mode Read> and <watchdog>.

Table 15.SPI-frame-ID

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------------|-------|
| BR | WD | Х | X | X | | Frame width | |

BR: Burst-Mode Read (1 = Burst-Mode Read is supported)

WD: Watchdog (1 = available, 0 = not available)

Frame width: width of SPI frame (see Table 16)

Table 16.Frame width

| Bit 2 | Bit 1 | Bit 0 | Frame width | Command | Data |
|-------|-------|-------|-------------|---------|--------|
| 0 | 0 | 1 | 16 bit | 8 bit | 8 bit |
| 0 | 1 | 0 | 24 bit | 8 bit | 16 bit |
| 1 | 0 | 0 | 32 bit | 8 bit | 24 bit |



TN0897 Reference documents

Appendix A Reference documents

Table 17. Reference documents

| Doc Name | ID | Title | |
|---------------|--------|--|--|
| DS7055 | 18309 | Power management IC with LIN transceiver | |
| DS6868 | 17639 | Power management IC with LIN and high speed CAN | |
| DS9732 024767 | | Advanced power management system IC with embedded LIN and high speed CAN transceiver supporting CAN Partial Networking | |
| DS7038 | 18620 | Automotive door actuator driver | |
| DB1487 | 022498 | Door actuator driver | |
| DS6752 | 17242 | Octal half-bridge driver with SPI control for automotive application | |
| DS6418 | 16082 | Hexa half-bridge driver with SPI control for automotive applications | |
| DB1223 | 18451 | High efficiency constant current LED driver | |
| DS8820 | 022637 | Integrated microprocessor driven device intended for LIN controlled exterior mirrors | |
| DS6340 | 15872 | SPI control diagnosis interface device for VIPower™ M0-5 and M0-5E high side drivers | |
| DS6984 | 18061 | Quad channel high-side driver | |
| DS8688 | 22315 | Quad-channel high-side driver with 16-bit SPI interface | |

Product code TN0897

Appendix B Product code

Table 18.Product code

| Product | Product code | | |
|-------------|--------------|---------|--|
| Product | PC1 hex | PC2 hex | |
| L99PM60J | 0C | 4B | |
| L99PM62GXP | 13 | 4B | |
| L99PM72GXP | 4B | 27 | |
| L99DZ80EP | 52 | 48 | |
| L99DZ81EP | 01 | 55 | |
| L99MD01 | 3E | 4E | |
| L99MD02 | 3E | 4E | |
| L99LD01 | 31 | 51 | |
| L99MM70XP | 48 | 48 | |
| VNQ6040S-E | 1A | 00 | |
| VNQ6004SA-E | 1A | 00 | |

TN0897 Revision history

Revision history

Table 19. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 31-Oct-2012 | 1 | Initial release. |
| 23-Sep-2013 | 2 | Updated Disclaimer. |
| 12-Apr-2021 | 3 | Updated: - Document title; - Table 17: Reference documents; - Table 18: Product code. |

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

28/28 TN0897 Rev 3