TS556
Low-power dual CMOS timer
Features
Very low power consumption: 220 A typ at VCC = 5 V 180 A typ at VCC = 3 V High maximum astable frequency 2.7 MHz Pin-to-pin and functionally compatible with bipolar NE556 Wide voltage range: 2 V to 16 V Supply current spikes reduced during output transitions High input impedance: 1012 Output compatible with TTL, CMOS and logic MOS D SO14 (Plastic micropackage) N DIP14 (Plastic package)
Description
The TS556 is a dual CMOS timer which offers a very low consumption: (Icc(TYP) TS556 = 220 A at VCC = +5 V versus Icc(TYP) NE556 = 6 mA), and high frequency: (f(max.) TS556 = 2.7 MHz versus f(max.) NE556 = 0.1 MHz). In both monostable and astable modes, timing remains very accurate. The TS556 provides reduced supply current spikes during output transitions, which enable the use of lower decoupling capacitors compared to those required by bipolar NE556. Due to the high input impedance (1012), timing capacitors can also be minimized. Pin connections (top view)
Discharge Threshold Control Voltage Reset Output Trigger GND
1 2 3 4 5 6 7
14 13 12 11 10 9 8
+VS Discharge Threshold Control Voltage Reset Output Trigger
October 2008
Rev 2
1/19
www.st.com 19
Absolute maximum ratings and operating conditions
TS556
1
Absolute maximum ratings and operating conditions
Table 1.
Symbol VCC IOUT Rthja Supply voltage Output current Thermal resistance junction to ambient DIP14 (1) SO14 (2) Thermal resistance junction to case DIP14(1) SO14(2) Junction Temperature Storage Temperature Range Human body model ESD (HBM)(3)
Absolute maximum ratings
Parameter Value +18 100 80 105 33 31 +150 -65 to +150 1200 200
(5)
Unit V mA C/W
Rthjc Tj Tstg
C/W C C
Machine model (MM)(4) Charged device model (CDM)
V
1000
1. Short-circuits can cause excessive heating. These values are typical and specified for a single layer PCB. 2. Short-circuits can cause excessive heating. These values are typical and specified for a four layers PCB. 3. Human body model: a 100 pF capacitor is charged to the specified voltage, then discharged through a 1.5k resistor between two pins of the device. This is done for all couples of connected pin combinations while the other pins are floating. 4. Machine model: a 200 pF capacitor is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 ). This is done for all couples of connected pin combinations while the other pins remain floating. 5. Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to the ground.
Table 2.
Symbol VCC IOUT
Operating conditions
Parameter Supply voltage Output sink current Output source current Operating free air temperature range: TS556C TS556I TS556M Value 2 to 16 10 50 0 to +70 -40 to +125 -55 to +125 Unit V mA
Toper
C
2/19
2
Figure 1.
TS556
V CC
R1 1 21 20 26 27 30 31 11 2 12 1 3 10
50 k
Schematic diagram
R2
50 k R7 Threshol d 8 9 4 25
34
Control Voltage
Schematic diagram (1/2 TS556)
R3
50 k Outpu t Trigger 14 18 7 2 3 24 19 28 29 3 2 D isch arge 35
R4
5 0k 5 6
R5
50 k
R6 15 1 6
17 22 3 3
5 0k
Schematic diagram
GND
R ESET
3/19
Schematic diagram Figure 2. Block diagram
VC C
14
TS556
Reset
4 / 10 TS556
R
2 / 12
R1
+
Threshold Control Voltage
Q R
5/9
Output
3 / 11
A S
R
+
Trigger
6/8
-
B
1 / 13
R
7
Discharge
Ground
Table 3.
Functions table
Reset Low High High High Trigger x Low High High Threshold x x High Low Output Low High Low Previous State
Note:
LOW: level voltage minimum voltage specified HIGH: level voltage maximum voltage specified x: irrelevant.
4/19
TS556
Electrical characteristics
3
Electrical characteristics
Table 4.
Symbol ICC VCL VDIS IDIS VOL VOH VTRIG ITRIG ITH VRESET IRESET
Static electrical characteristics VCC = +2 V, Tamb = +25 C, Reset to VCC (unless otherwise specified)
Parameter Supply current (no load, high and low states) Tmin. Tamb Tmax Control voltage level Tmin. Tamb Tmax Discharge saturation voltage (Idis = 1 mA) Tmin. Tamb Tmax Discharge pin leakage current Low level output voltage (Isink = 1 mA) Tmin. Tamb Tmax High level output voltage (Isource = -0.3 mA) Tmin. Tamb Tmax Trigger voltage Tmin. Tamb Tmax Trigger current Threshold current Reset voltage Tmin. Tamb Tmax Reset current 0.4 0.3 1.5 1.5 0.4 0.3 1.2 1.1 Min. Typ. 130 1.3 0.05 1 0.1 1.9 0.67 10 10 1.1 10 1.5 2.0 0.95 1.05 Max. 400 400 1.4 1.5 0.2 0.25 100 0.3 0.35 Unit A V V nA V V V pA pA V pA
5/19
Electrical characteristics Table 5.
Symbol ICC VCL VDIS IDIS VOL VOH VTRIG ITRIG ITH VRESET IRESET
TS556
Static electrical characteristics VCC = +3 V, Tamb = +25 C, Reset to VCC (unless otherwise specified)
Parameter Supply current (no load, high and low states) Tmin Tamb Tmax Control voltage level Tmin Tamb Tmax Discharge saturation voltage (Idis = 1 mA) Tmin Tamb Tmax Discharge pin leakage current Low level output voltage (Isink = 1 mA) Tmin. Tamb Tmax High level output voltage (Isource = -0.3 mA) Tmin. Tamb Tmax Trigger voltage Tmin. Tamb Tmax Trigger current Threshold current Reset voltage Tmin. Tamb Tmax Reset current 0.4 0.3 2.5 2.5 0.9 0.8 1.8 1.7 Min. Typ. 180 2 0.05 1 0.1 2.9 1 10 10 1.1 10 1.5 2.0 1.1 1.2 Max. 460 460 2.2 2.3 0.2 0.25 100 0.3 0.35 Unit A V V nA V V V pA pA V pA
6/19
TS556 Table 6.
Symbol
Electrical characteristics Dynamic electrical characteristics VCC = +3 V, Tamb = +25 C, Reset to VCC (unless otherwise specified)
Parameter Timing accuracy (monostable) (1) R = 10 k C = 0.1 F VCC=+2 V, , VCC = +3 V Timing shift with supply voltage variations (Monostable) (1) R = 10 k C = 0.1 F, VCC = +3 V 0.3 V , Timing shift with temperature Tmin. Tamb Tmax fmax
(1)
Min.
Typ.
Max.
Unit
1 1
%
0.5 75 2 5
%/V ppm/C MHz %
Maximum astable frequency RA = 470 RB = 200 C = 200 pF , , Astable frequency accuracy RA = RB = 1 k to 100 k C = 0.1 F , Timing shift with supply voltage variations (astable mode) (2) RA = RB = 10 k C = 0.1 F, VCC = +3 to +5 V ,
(2)
(2)
0.5 25 20 100 350 -
%/V ns ns ns ns
tR tF
Output rise time (Cload = 10 pF) Output fall time (Cload = 10 pF) Trigger propagation delay Minimum reset pulse width (Vtrig = +3 V)
tPD
tRPW
1. See Figure 4. 2. See Figure 6.
7/19
Electrical characteristics Table 7.
Symbol ICC VCL VDIS IDIS VOL VOH VTRIG ITRIG ITH VRESET IRESET
TS556
Static electrical characteristics VCC = +5 V, Tamb = +25 C, Reset to VCC (unless otherwise specified)
Parameter Supply current (no load, high and low states) Tmin. Tamb Tmax Control voltage level Tmin. Tamb Tmax Discharge saturation voltage (Idis = 10 mA) Tmin. Tamb Tmax Discharge pin leakage current Low level output voltage (Isink = 8 mA) Tmin. Tamb Tmax High level output voltage (Isource = -2 mA) Tmin. Tamb Tmax Trigger voltage Tmin. Tamb Tmax Trigger current Threshold current Reset voltage Tmin. Tamb Tmax Reset current 0.4 0.3 4.4 4.4 1.36 1.26 2.9 2.8 Min. Typ. 220 3.3 0.2 1 0.3 4.6 1.67 10 10 1.1 10 1.5 2.0 1.96 2.06 Max. 500 500 3.8 3.9 0.3 0.35 100 0.6 0.8 Unit A V V nA V V V pA pA V pA
8/19
TS556 Table 8.
Symbol
Electrical characteristics Dynamic electrical characteristics VCC = +5 V, Tamb = +25 C, Reset to VCC (unless otherwise specified)
Parameter Timing accuracy (monostable) (1) R = 10 k C = 0.1 F , Timing shift with supply voltage variations (monostable) (1) R = 10 k C = 0.1 F, VCC = +5 V 1 V , Timing shift with temperature (1) Tmin. Tamb Tmax fmax Maximum Astable Frequency RA = 470 RB = 200 C = 200 pF , , Astable Frequency Accuracy (2) RA = RB = 1 k to 100 k C = 0.1 F , Timing shift with supply voltage variations (astable mode) (2) RA = RB = 1 k to 100 k C = 0.1 F, , VCC = +5 to +12 V
tR tF
Min.
Typ.
Max.
Unit
2
%
0.38 75 2.7 3
%/V ppm/C MHz %
(2)
0.1 25 20 100 350 -
%/V ns ns ns ns
Output rise time (Cload = 10 pF) Output fall time (Cload = 10 pF) Trigger propagation delay Minimum reset pulse width (Vtrig = +5 V)
tPD
tRPW
1. See Figure 4. 2. See Figure 6.
9/19
Electrical characteristics Table 9.
Symbol ICC VCL VDIS IDIS VOL VOH VTRIG ITRIG ITH VRESET IRESET
TS556
Static electrical characteristics VCC = +12 V, Tamb = +25 C, Reset to VCC (unless otherwise specified)
Parameter Supply current (no load, high and low states) Tmin. Tamb Tmax Control voltage level Tmin. Tamb Tmax Discharge saturation voltage (Idis = 80 mA) Tmin. Tamb Tmax Discharge pin leakage current Low level output voltage (Isink = 50 mA) Tmin. Tamb Tmax High level output voltage (Isource = -10 mA) Tmin. Tamb Tmax Trigger voltage Tmin. Tamb Tmax Trigger current Threshold current Reset voltage Tmin. Tamb Tmax Reset current 0.4 0.3 10.5 10.5 3.2 3.1 7.4 7.3 Min. Typ. 340 8 0.09 1 1.2 11 4 10 10 1.1 10 1.5 2.0 4.8 4.9 Max. 800 800 8.6 8.7 1.6 2.0 100 2 2.8 Unit A V V nA V V V pA pA V pA
Table 10.
Symbol
Dynamic electrical characteristics VCC = +12 V, Tamb = +25 C, Reset to VCC (unless otherwise specified)
Parameter Timing accuracy (monostable) (1) R = 10 k C = 0.1 F , Timing shift with supply voltage variations (monostable) R = 10 k C = 0.1 F, VCC = +5 V 1 V , Timing shift with temperature Tmin. Tamb Tmax., VCC = +5 V Min. Typ. Max. Unit
4
%
0.38 75 2.7 3
%/V ppm/C MHz %
f max
Maximum astable frequency RA = 470 RB = 200 C = 200 pF, VCC = +5 V , , Astable frequency accuracy (2) RA = RB = 1 k to 100 k C = 0.1 F , Timing shift with supply voltage variations (astable mode) RA = RB = 1 k to 100 k C = 0.1 F, , VCC = 5 to +12 V
0.1
%/V
1. See Figure 4. 2. See Figure 6.
10/19
TS556 Figure 3.
Electrical characteristics Supply current (per timer) versus supply voltage
300
SUPPL Y CURRENT, I CC (A)
200
100
0
4
8
12
16
SUPPLY VOLTAGE, V CC (V)
11/19
Application information
TS556
4
4.1
Application information
Monostable operation
In the monostable mode, the timer operates like a one-shot generator. Referring to figure 2, the external capacitor is initially held discharged by a transistor inside the timer, as shown in Figure 4. Figure 4. Application schematic
VC C Reset R
Trigger
1/2 TS556
Out
C
Control Voltage 0.01F
The circuit triggers on a negative-going input signal when the level reaches 1/3 VCC. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by t = 1.1 R x C. It can be noticed that since the charge rate and the threshold level of the comparator are both directly proportional to the supply voltage, the timing interval is independent of the supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. While the reset pulse is applied, the output is driven to the LOW state. When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant = R x C. When the voltage across the capacitor equals 2/3 VCC, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. Figure 5 shows the actual waveforms generated in this mode of operation. When Reset is not used, it should be tied high to avoid any possible or false triggering. Figure 5. Timing diagram
t = 0.1 ms / div INPUT = 2.0V/div
OUTPUT VOLTAGE = 5.0V/div
CAPACITOR VOLTAGE = 2.0V/div R = 9.1k , C = 0.01 F , RL = 1.0k
12/19
TS556
Application information
4.2
Astable operation
When the circuit is connected as shown in Figure 6 (pins 2 and 6 connected) it triggers itself and runs as a multivibrator. The external capacitor charges through RA and RB and discharges through RB only. Thus the duty cycle may be precisely set by the ratio of these two resistors. In the astable mode of operation, C charges and discharges between 1/3 VCC and 2/3 VCC. As in the triggered mode, the charge and discharge times and therefore frequency, are independent of the supply voltage. Figure 6. Application schematic
VC C Reset RA
Out
1/2 TS556
Control Voltage 0.01 F
RB
C
Figure 7 shows actual waveforms generated in this mode of operation. The charge time (output HIGH) is given by: t1 = 0.693 (RA + RB) C and the discharge time (output LOW) by: t2 = 0.693 x RB x C Thus the total period T is given by: T = t1 + t2 = 0.693 (RA + 2RB) C The frequency of oscillation is then:
1 1.44 f = -- = ------------------------------------T (RA + 2RB )C
The duty cycle is given by:
RB D = --------------------------RA + 2RB
Figure 7.
Timing diagram
t = 0.5 ms / div OUTPUT VOLTAGE = 5.0V/div
CAPACITOR VOLTAGE = 1.0V/div R = R = 4.8 k , C = 0.1 F , R L = 1.0k A B
13/19
Package information
TS556
5
Package information
In order to meet environmental requirements, STMicroelectronics offers these devices in ECOPACK packages. These packages have a lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an STMicroelectronics trademark. ECOPACK specifications are available at: www.st.com.
14/19
TS556
Package information
5.1
DIP14 package information
Figure 8. DIP14 package mechanical drawing
Table 11.
DIP14 package mechanical data
Dimensions Millimeters Inches Max. 5.33 0.38 2.92 0.36 1.14 0.20 18.67 7.62 6.10 3.30 0.46 1.52 0.25 19.05 7.87 6.35 2.54 15.24 7.62 10.92 2.92 3.30 3.81 0.11 0.13 4.95 0.56 1.78 0.36 19.69 8.26 7.11 0.015 0.11 0.014 0.04 0.007 0.73 0.30 0.24 0.13 0.018 0.06 0.009 0.75 0.31 0.25 0.10 0.60 0.30 0.43 0.15 0.19 0.022 0.07 0.01 0.77 0.32 0.28 Min. Typ. Max. 0.21
Ref. Min. A A1 A2 b b2 c D E E1 e e1 eA eB L Typ.
Note:
D and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm.
15/19
Package information
TS556
5.2
SO-14 package information
Figure 9. SO-14 package mechanical drawing
Table 12.
SO-14 package mechanical data
Dimensions Millimeters Inches Max. 1.75 0.25 1.65 0.51 0.25 8.75 4.0 1.27 5.80 0.25 0.40 6.20 0.50 1.27 0.22 0.009 0.015 8 (max.) 0.10 0.004 Min. 0.05 0.004 0.04 0.01 0.007 0.33 0.15 0.05 0.24 0.02 0.05 Typ. Max. 0.068 0.009 0.06 0.02 0.009 0.34 0.15
Ref. Min. A A1 A2 B C D E e H h L k ddd 1.35 0.10 1.10 0.33 0.19 8.55 3.80 Typ.
Note:
D and F dimensions do not include mold flash or protrusions. Mold flash or protrusions must not exceed 0.15 mm.
16/19
TS556
Ordering information
6
Ordering information
Table 13. Order codes
Temperature range Package DIP14 0C, +70C SO-14 DIP14 -40C, +125C SO-14 DIP14 -55C, +125C SO-14 Packaging Tube Tube or Tape & reel Tube Tube or Tape & reel Tube Tube or Tape & reel Marking TS556CN 556C TS556IN 556I TS556MN 556M
Order code TS556CN TS556CD TS556CDT TS556IN TS556ID TS556IDT TS556MN TS556MD TS556MDT
17/19
Revision history
TS556
7
Revision history
Table 14.
Date 01-Feb-2003
Document revision history
Revision 1 Initial release. Document reformatted. Added output current, ESD and thermal resistance values in Table 1: Absolute maximum ratings. Added output current values in Table 2: Operating conditions. Updated Section 5.1: DIP14 package information and Section 5.2: SO-14 package information. Changes
28-Oct-2008
2
18/19
TS556
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
2008 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
19/19
|
