STLS2F

Datasheet | Orderable Products | Features and Description | Technical Documents | Related Documents | Downloads | Development Tools

Reference	Description
STLS2F01	900 MHz 64-bit superscalar MIPS based microprocessor

Device	Package	Packing Type
STLS2F01	PBGA452 (35 x 35 x 2.33 mm)	Tray

	Up to 1 GHz clock frequency (typical conditions)
	CMOS 90 nm process
	27 x 27 flip chip BGA package
	Power consumption: 4 W @ 1.0 GHz, 1.2 V
	New Streaming Multimedia instruction set support (SIMD)
	64 KB instruction cache, 64 KB data cache, onchip
	Integrated 64-bit DDR2-667 memory controller
	Integrated PCI 66 MHz/PCI-X 133 MHz
	Integrated Limited Video Accelerator : YUV->RGB, Out Video resizing, Overlay
	MIPS based, MIPS III compatible instruction set
	SIMD Multimedia extensions (SSE & SSE2 like)

The STLS2F is a MIPS® III compatible 64-bit superscalar microprocessor, able to issue four instructions per clock cycle among six functional units: two integer, two single/double-precision floating-point, one 64-bit SIMD and one load/store unit.

The microarchitecture is organized with nine pipeline stages and support for dynamic branch prediction. The memory hierarchy consists of a first level 64KB 4-way set associative cache for instructions and data, a second level 512KB unified 4-ways set associative cache and the memory management unit with table lookside buffer.

The STLS2F evolved from the STLS2E, and contains enhanced I/O and memory accessing bandwidth, as well as a software-managed frequency changing scheme. The STLS2F has a standard 32-bit PCI/PCI-X interface, a standard 64-bit DDR2 interface, an 8-/16-bit local IO interface and a 4-bit GPIO interface. The STLS2F achieves higher memory accessing bandwidth by utilizing a 64-bit DDR2 memory controller.

Compared to its predecessor, the STLS2F provides better power management by using a software-managed working frequency changing scheme. The operating system utilizes this feature to change the processor frequency according to the workload. The STLS2F integrates a video acceleration module in its write data path to the PCI/PCI-X controller.

Coupled with software drivers, the video acceleration module can transfer YUV format video data to RGB format and zoom automatically. This capability greatly reduces the processor's workload when the system utilizes a simple VGA controller.

Reference	Description
STLS2F01	900 MHz 64-bit superscalar MIPS based microprocessor