M40SZ100Y M40SZ100W
5V or 3V NVRAM supervisor for LPSRAM
Features
Convert low power SRAMs into NVRAMs 5V or 3V operating voltage Precision power monitoring and power switching circuitry Automatic write-protection when VCC is out-oftolerance Choice of supply voltages and power-fail deselect voltages: M40SZ100Y: VCC = 4.5 to 5.5V; 4.20V VPFD 4.50V M40SZ100W: VCC = 2.7 to 3.6V; 2.55V VPFD 2.70V Reset output (RST) for power on reset 1.25V reference (for PFI/PFO) Less than 10ns chip enable access propagation delay (at 5V) Optional packaging includes a 28-lead SOIC and SNAPHAT top (to be ordered separately) 28-lead SOIC package provides direct connection for a SNAPHAT top which contains the battery(a) Battery low pin (BL) RoHS compliant Lead-free second level interconnect
28 1
16 1
SO16 (MQ)
SNAPHAT (SH) battery
SOH28 (MH)(a)
a. Contact local ST sales office for availability.
November 2007
Rev 2
1/25
www.st.com 1
Contents
M40SZ100Y, M40SZ100W
Contents
1 2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
2.1 2.2 2.3 2.4 2.5 2.6 Data retention lifetime calculation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 Power-on reset output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Reset input (RSTIN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Battery low pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Power-fail input/output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 VCC noise and negative going transients . . . . . . . . . . . . . . . . . . . . . . . . . 13
3 4 5 6 7
Maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 DC and AC parameters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 Part numbering . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
2/25
M40SZ100Y, M40SZ100W
List of tables
List of tables
Table 1. Table 2. Table 3. Table 4. Table 5. Table 6. Table 7. Table 8. Table 9. Table 10. Table 11. Table 12. Table 13. Table 14. Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 Power down/up AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 Reset AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 DC and AC measurement conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 DC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 SO16 16-lead plastic small plastic package mechanical data . . . . . . . . . . . . . . . . . . . . . 19 SOH28 28-lead plastic small outline, battery SNAPHAT, pack. mech. data . . . . . . . . . . 20 SH 4-pin SNAPHAT housing for 48mAh battery, package mechanical data . . . . . . . . . . 21 SH 4-pin SNAPHAT housing for 120mAh battery, package mechanical data . . . . . . . . . 22 Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 SNAPHAT battery table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
3/25
List of figures
M40SZ100Y, M40SZ100W
List of figures
Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 12. Figure 13. Figure 14. Figure 15. Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 SOIC16 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 SOIC28 connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 Hardware hookup . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Power down timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Power up timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 RSTIN timing waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 Supply voltage protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 AC testing load circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 AC testing input/output waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17 SO16 16-lead plastic small package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19 SOH28 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline . . . . 20 SH 4-pin SNAPHAT housing for 48mAh battery, package outline. . . . . . . . . . . . . . . . . . 21 SH 4-pin SNAPHAT housing for 120mAh battery, package outline. . . . . . . . . . . . . . . . . 22
4/25
M40SZ100Y, M40SZ100W
Description
1
Description
The M40SZ100Y/W NVRAM Controller is a self-contained device which converts a standard low-power SRAM into a non-volatile memory. A precision voltage reference and comparator monitors the VCC input for an out-of-tolerance condition. When an invalid VCC condition occurs, the conditioned chip enable output (ECON) is forced inactive to write protect the stored data in the SRAM. During a power failure, the SRAM is switched from the VCC pin to the lithium cell within the SNAPHAT (or external battery for the 16-lead SOIC) to provide the energy required for data retention. On a subsequent power-up, the SRAM remains write protected until a valid power condition returns. The 28-pin, 330 mil SOIC provides sockets with gold plated contacts for direct connection to a separate SNAPHAT housing containing the battery. The SNAPHAT housing has gold plated pins which mate with the sockets, ensuring reliable connection. The housing is keyed to prevent improper insertion. This unique design allows the SNAPHAT battery package to be mounted on top of the SOIC package after the completion of the surface mount process which greatly reduces the board manufacturing process complexity of either directly soldering or inserting a battery into a soldered holder. Providing non-volatility becomes a "SNAP." This feature is also available in the "topless" 16-pin SOIC package (MQ). Inser tion of the SNAPHAT housing after reflow prevents potential battery damage due to the high temperatures required for device surface-mounting. The SNAPHAT housing is also keyed to prevent reverse insertion. The 28-pin SOIC and battery packages are shipped separately in plastic anti-static tubes or in tape & reel form. For the 28-lead SOIC, the battery/crystal package (e.g., SNAPHAT) part number is "M4ZXX-BR00SH" (see Table 13 on page 23).
Caution:
Do not place the SNAPHAT battery top in conductive foam, as this will drain the lithium button-cell battery. Figure 1. Logic diagram
VCC VBAT(1)
VOUT E PFI RSTIN M40SZ100Y M40SZ100W BL ECON PFO RST
VSS
1. For 16-pin SOIC package only.
AI03933
5/25
Description Table 1. Signal names
E ECON RST RSTIN BL VOUT VCC VBAT (1) PFI PFO VSS NC
1. For SO16 only.
M40SZ100Y, M40SZ100W
Chip enable input Conditioned chip enable output Reset output (open drain) Reset input Batter y low output (open drain) Supply voltage output Supply voltage Back-up supply voltage Power fail input Power fail output Ground Not connected internally
Figure 2.
SOIC16 connections
NC NC RST NC RSTIN PFO VBAT VSS 16 1 2 15 3 14 4 M40SZ100Y 13 5 M40SZ100W 12 6 11 7 10 8 9 VCC NC VOUT NC PFI BL E ECON
AI03935
6/25
M40SZ100Y, M40SZ100W Figure 3. SOIC28 connections
BL NC NC NC NC NC NC NC RSTIN NC NC NC PFO VSS 28 1 2 27 3 26 4 25 5 24 6 23 7 M40SZ100Y 22 8 M40SZ100W 21 9 20 10 19 11 18 12 17 13 16 14 15
AI03934
Description
VCC NC NC VOUT NC NC PFI NC E NC RST NC NC ECON
Figure 4.
Block diagram
VCC VOUT
VBAT VBL= 2.5V COMPARE BL (1)
VSO = 2.5V
COMPARE
VPFD= 4.4V
COMPARE
POR
(2.65V for SZ100W) RSTIN RST(1)
E PFI COMPARE 1.25V
ECON
PFO
AI04766
1. Open drain output
7/25
Description Figure 5. Hardware hookup
3.0V, 3.3V or 5V Regulator Unregulated Voltage VIN VCC VCC VOUT
M40SZ100Y, M40SZ100W
0.1F
VCC M40SZ100Y M40SZ100W E 0.1F 1Mb or 4Mb LPSRAM E ECON PFO RST
(1)
From Microprocessor RSTIN R1 PFI R2 VSS VBAT To Microprocessor Reset To Battery Monitor Circuit
To Microprocessor NMI
BL
AI04767
1. User supplied for the 16-pin package
8/25
M40SZ100Y, M40SZ100W
Operation
2
Operation
The M40SZ100Y/W, as shown in Figure 5 on page 8, can control one (two, if placed in parallel) standard low-power SRAM. This SRAM must be configured to have the chip enable input disable all other input signals. Most slow, low-power SRAMs are configured like this, however many fast SRAMs are not. During normal operating conditions, the conditioned chip enable (ECON) output pin follows the chip enable (E) input pin with timing shown in Table 2 on page 11. An internal switch connects VCC to VOUT. This switch has a voltage drop of less than 0.3V (IOUT1). When VCC degrades during a power failure, ECON is forced inactive independent of E. In this situation, the SRAM is unconditionally write protected as VCC falls below an out-of-tolerance threshold (VPFD). For the M40SZ100Y/W the power fail detection value associated with VPFD is shown in Table 7 on page 17. If chip enable access is in progress during a power fail detection, that memory cycle continues to completion before the memory is write protected. If the memory cycle is not terminated within time tWPT, ECON is unconditionally driven high, write protecting the SRAM. A power failure during a WRITE cycle may corrupt data at the currently addressed location, but does not jeopardize the rest of the SRAM's contents. At voltages below VPFD (min), the user can be assured the memory will be write protected within the Write Protect Time (tWPT) provided the VCC fall time does not exceed tF (see Table 2 on page 11). As VCC continues to degrade, the internal switch disconnects VCC and connects the internal battery to VOUT. This occurs at the switchover voltage (VSO). Below the VSO, the battery provides a voltage VOHB to the SRAM and can supply current IOUT2 (see Table 7 on page 17). When VCC rises above VSO, VOUT is switched back to the supply voltage. Output ECON is held inactive for tCER (120ms maximum) after the power supply has reached VPFD, independent of the E input, to allow for processor stabilization (see Figure 7 on page 11).
2.1
Data retention lifetime calculation
Most low power SRAMs on the market today can be used with the M40SZ100Y/W NVRAM Controller. There are, however some criteria which should be used in making the final choice of which SRAM to use. The SRAM must be designed in a way where the chip enable input disables all other inputs to the SRAM. This allows inputs to the M40SZ100Y/W and SRAMs to be "Don't care" once VCC falls below VPFD(min) (see Figure 6 on page 10). The SRAM should also guarantee data retention down to VCC = 2.0V. The chip enable access time must be sufficient to meet the system needs with the chip enable propagation delays included. If data retention lifetime is a critical parameter for the system, it is important to review the data retention current specifications for the particular SRAMs being evaluated. Most SRAMs specify a data retention current at 3.0V. Manufacturers generally specify a typical condition for room temperature along with a worst case condition (generally at elevated temperatures). The system level requirements will determine the choice of which value to use. The data retention current value of the SRAMs can then be added to the ICCDR value of the M40SZ100Y/W to determine the total current requirements for data retention. The available battery capacity for the SNAPHAT of your choice (see Table 13 on page 23) can then be divided by this current to determine the amount of data retention available.
9/25
Operation Caution:
M40SZ100Y, M40SZ100W Take care to avoid inadvertent discharge through VOUT and ECON after battery has been attached. For a further more detailed review of lifetime calculations, please see Application Note AN1012.
Figure 6.
Power down timing
VCC VPFD (max) VPFD VPFD (min) VSO
tF tFB
E tWPT VOHB ECON
RST
PFO
VALID
AI03936
10/25
M40SZ100Y, M40SZ100W Figure 7. Power up timing
Operation
VCC VPFD (max) VPFD VPFD (min) VSO
tR tRB E tEPD ECON VOHB tREC RST tEPD tCER
PFO
VALID
AI03937
Table 2.
Symbol tF(2) tFB(3) tPFD tR tEPD tRB tCER tREC tWPT
Power down/up AC characteristics
Parameter(1) VPFD (max) to VPFD (min) VCC fall time VPFD (min) to VSS VCC fall time PFI to PFO propagation delay VPFD(min) to VPFD (max) VCC rise time Chip enable propagation delay (low or high) VSS to VPFD (min) VCC rise time Chip enable recovery VPFD (max) to RST high Write protect time M40SZ100Y M40SZ100W 1 40 40 40 120 200 200 Min 300 10 15 10 10 15 25 Max Unit s s s s ns ns s ms ms s
1. Valid for ambient operating temperature: TA = 40 to 85C; VCC = 2.7 to 3.6V or 4.5 to 5.5V(except where noted). 2. VPFD (max) to VPFD (min) fall time of less than tF may result in deselection/write protection not occurring until 200 s after VCC passes VPFD (min). 3. VPFD (min) to VSS fall time of less than tFB may cause corruption of RAM data.
11/25
Operation
M40SZ100Y, M40SZ100W
2.2
Power-on reset output
All microprocessors have a reset input which forces them to a known state when starting. The M40SZ100Y/W has a reset output (RST) pin which is guaranteed to be low by VPFD (see Table 7 on page 17). This signal is an open drain configuration. An appropriate pull-up resistor to VCC should be chosen to control the rise time. This signal will be valid for all voltage conditions, even when VCC equals VSS (with valid battery voltage). Once VCC exceeds the power failure detect voltage VPFD, an internal timer keeps RST low for tREC to allow the power supply to stabilize.
2.3
Reset input (RSTIN)
The M40SZ100Y/W provides one independent input which can generate an output reset. The duration and function of this reset is identical to a reset generated by a power cycle. Table 3 and Figure 8 illustrate the AC reset characteristics of this function. Pulses shorter than tRLRH will not generate a reset condition. RSTIN is internally pulled up to VCC through a 100k resistor.
Figure 8.
RSTIN timing waveform
RSTIN tRLRH RST
(1)
tR1HRH
AI04768
1. With pull-up resistor
Table 3.
Reset AC characteristics
Parameter(1) RSTIN low to RSTIN high RSTIN high to RST high Min 200 40 200 Max Unit ns ms
Symbol tRLRH(2) tR1HRH(3)
1. Valid for ambient operating temperature: TA = 40 to 85C; VCC = 2.7 to 3.6V or 4.5 to 5.5V (except where noted). 2. Pulse width less than 50ns will result in no RESET (for noise immunity). 3. CL = 5pF (see Figure 10 on page 16).
2.4
Battery low pin
The M40SZ100Y/W automatically performs battery voltage monitoring upon power-up, and at factory-programmed time intervals of at least 24 hours. The Battery Low (BL) pin will be asserted if the battery voltage is found to be less than approximately 2.5V. The BL pin will remain asserted until completion of battery replacement and subsequent battery low monitoring tests, either during the next power-up sequence or the next scheduled 24-hour interval.
12/25
M40SZ100Y, M40SZ100W
Operation
If a battery low is generated during a power-up sequence, this indicates that the battery is below 2.5V and may not be able to maintain data integrity in the SRAM. Data should be considered suspect, and verified as correct. A fresh battery should be installed. If a battery low indication is generated during the 24-hour interval check, this indicates that the battery is near end of life. However, data is not compromised due to the fact that a nominal VCC is supplied. In order to insure data integrity during subsequent periods of battery back-up mode, the battery should be replaced. The M40SZ100Y/W only monitors the battery when a nominal VCC is applied to the device. Thus applications which require extensive durations in the battery back-up mode should be powered-up periodically (at least once every few months) in order for this technique to be beneficial. Additionally, if a battery low is indicated, data integrity should be verified upon power-up via a checksum or other technique. The BL pin is an open drain output and an appropriate pull-up resistor to VCC should be chosen to control the rise time.
2.5
Power-fail input/output
The Power-Fail Input (PFI) is compared to an internal reference voltage (independent from the VPFD comparator). If PFI is less than the power-fail threshold (VPFI), the Power-Fail Output (PFO) will go low. This function is intended for use as an under-voltage detector to signal a failing power supply. Typically PFI is connected through an external voltage divider (see Figure 5 on page 8) to either the unregulated DC input (if it is available) or the regulated output of the VCC regulator. The voltage divider can be set up such that the voltage at PFI falls below VPFI several milliseconds before the regulated VCC input to the M40SZ100Y/W or the microprocessor drops below the minimum operating voltage. During battery back-up, the power-fail comparator turns off and PFO goes (or remains) low. This occurs after VCC drops below VPFD(min). When power returns, PFO is forced high, irrespective of VPFI for the write protect time (tREC), which is the time from VPFD (max) until the inputs are recognized. At the end of this time, the power-fail comparator is enabled and PFO follows PFI. If the comparator is unused, PFI should be connected to VSS and PFO left unconnected.
2.6
VCC noise and negative going transients
ICC transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the VCC bus. These transients can be reduced if capacitors are used to store energy which stabilizes the VCC bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of 0.1F (as shown in Figure 9 on page 14) is recommended in order to provide the needed filtering. In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on VCC that drive it to values below VSS by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, STMicroelectronics recommends connecting a schottky diode from VCC to VSS (cathode connected to VCC, anode to VSS). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.
13/25
Operation Figure 9. Supply voltage protection
VCC VCC
M40SZ100Y, M40SZ100W
0.1F
DEVICE
VSS
AI00622
14/25
M40SZ100Y, M40SZ100W
Maximum ratings
3
Maximum ratings
Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents. Table 4.
Symbol TSTG TSLD(1) VIO VCC IO PD
Absolute maximum ratings
Parameter Storage temperature (VCC off) SNAPHAT SOIC Value 40 to 85 55 to 125 260 0.3 to VCC +0.3 M40SZ100Y M40SZ100W 0.3 to 7 0.3 to 4.6 20 1 Unit C C C V V V mA W
Lead solder temperature for 10 seconds Input or output voltages Supply voltage Output current Power dissipation
1. For SO package, Lead-free (Pb-free) lead finish: Reflow at peak temperature of 260C (total thermal budget not to exceed 245C for greater than 30 seconds).
Caution: Caution:
Negative undershoots below 0.3V are not allowed on any pin while in the battery back-up mode. Do NOT wave solder SOIC to avoid damaging SNAPHAT sockets.
15/25
DC and AC parameters
M40SZ100Y, M40SZ100W
4
DC and AC parameters
This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measurement Conditions listed in Table 5: DC and AC measurement conditions. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters. Table 5. DC and AC measurement conditions
Parameter VCC supply voltage Ambient operating temperature Load capacitance (CL) Input rise and fall times Input pulse voltages Input and output timing ref. voltages M40SZ100Y 4.5 to 5.5V 40 to 85C 100pF 5ns 0.2 to 0.8VCC 0.3 to 0.7VCC M40SZ100W 2.7 to 3.6V 40 to 85C 50pF 5ns 0.2 to 0.8VCC 0.3 to 0.7VCC
Figure 10. AC testing load circuit
DEVICE UNDER TEST
333
CL = 100pF or 50pF
1.73V
CL includes JIG capacitance
AI02393
Note:
CL = 100pF for M40SZ100Y and 50pF for M40SZ100W.
16/25
M40SZ100Y, M40SZ100W Figure 11. AC testing input/output waveforms
DC and AC parameters
0.8VCC
0.7VCC 0.3VCC
AI02568
0.2VCC
Table 6.
Symbol CIN COUT(3)
Capacitance
Parameter(1)(2) Input capacitance Output capacitance Min Max 7 10 Unit pF pF
1. Sampled only, not 100% tested. 2. At 25C, f = 1MHz. 3. Outputs deselected.
Table 7.
Sym ICC ICCDR
DC characteristics
Parameter Supply current Data retention mode current(2) Input leakage current 0V VIN VCC 25 0V VOUT VCC VOUT > VCC 0.3 VOUT > VBAT 0.3 2.5 0.7VCC 0.3 IOH = 1.0mA IOUT2 = 1.0A IOL = 3.0mA IOL = 10mA 2.4 2.5 2.9 3.5 0.4 0.4 3.0 2 Test condition(1) Min Outputs open 50 M40SZ100Y Typ Max 1 200 1 25 1 175 100 3.5(6) VCC + 0.3 0.3VCC 2.5 0.7VCC 0.3 2.4 2.5 2.9 3.5 0.4 0.4 3.0 25 2 50 Min M40SZ100W Unit Typ Max 0.5 200 1 25 1 100 100 3.5(6) VCC + 0.3 0.3VCC mA nA A nA A mA A V V V V V V V
ILI
(3)
Input leakage current (PFI) Output leakage current VOUT current (active) VOUT current (battery back-up) Battery voltage Input high voltage Input low voltage Output high VOH battery voltage(7) back-up(8)
ILO(4) IOUT1
(5)
IOUT2 VBAT VIH VIL VOH VOHB VOL
Output low voltage Output low voltage (open drain)(9)
17/25
DC and AC parameters Table 7.
Sym
M40SZ100Y, M40SZ100W
DC characteristics (continued)
Parameter Power-fail deselect voltage PFI input threshold VCC = 5V(Y) VCC = 3V(V) PFI rising Test condition(1) Min M40SZ100Y Typ 4.4 0 1.2 50 20 2.5 Max 4.50 1.275 70 Min 2.55 1.225 M40SZ100W Unit Typ 2.60 1.25 0 20 2.5 Max 2.70 1.275 70 V V mV V
VPFD
4.20 1.225
VPFI PFI hysteresis VSO Battery back-up switchover voltage
1. Valid for ambient operating temperature: TA = 40 to 85C; VCC = 2.7 to 3.6V or 4.5 to 5.5V(except where noted). 2. Measured with VOUT and ECON open. 3. RSTIN internally pulled-up to VCC through 100k resistor. 4. Outputs deselected. 5. External SRAM must match SUPERVISOR chip VCC specification (3V or 5V). 6. For rechargeable back-up, VBAT (max) may be considered VCC 0.5V. 7. For PFO pin (CMOS). 8. Chip enable output (ECON) can only sustain CMOS leakage currents in the battery back-up mode. Higher leakage currents will reduce battery life. 9. For RST & BL pins (open drain).
18/25
M40SZ100Y, M40SZ100W
Package mechanical data
5
Package mechanical data
In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. Figure 12. SO16 16-lead plastic small package outline
A2 B e D
A C CP
N
E
1
H A1 L
SO-b
Note:
Drawing is not to scale. Table 8.
Symbol Typ. A A1 A2 B C D E e H L a N CP 1.27 0.35 0.19 9.80 3.80 5.80 0.40 0 16 0.10 0.10 Min. Max. 1.75 0.25 1.60 0.46 0.25 10.00 4.00 6.20 1.27 8 0.050 0.014 0.007 0.386 0.150 0.228 0.016 0 16 0.004 0.004 Typ. Min. Max. 0.069 0.010 0.063 0.018 0.010 0.394 0.158 0.244 0.050 8
SO16 16-lead plastic small plastic package mechanical data
mm inches
19/25
Package mechanical data
M40SZ100Y, M40SZ100W
Figure 13. SOH28 28-lead plastic small outline, 4-socket battery SNAPHAT, package outline
A2 B e
A C eB CP
D
N
E
H A1 L
1 SOH-A
Note:
Drawing is not to scale. Table 9. SOH28 28-lead plastic small outline, battery SNAPHAT, pack. mech. data
mm Symbol Typ A A1 A2 B C D E e eB H L a N CP 1.27 0.05 2.34 0.36 0.15 17.71 8.23 3.20 11.51 0.41 0 28 0.10 Min Max 3.05 0.36 2.69 0.51 0.32 18.49 8.89 3.61 12.70 1.27 8 0.050 0.002 0.092 0.014 0.006 0.697 0.324 0.126 0.453 0.016 0 28 0.004 Typ Min Max 0.120 0.014 0.106 0.020 0.012 0.728 0.350 0.142 0.500 0.050 8 inches
20/25
M40SZ100Y, M40SZ100W
Package mechanical data
Figure 14. SH 4-pin SNAPHAT housing for 48mAh battery, package outline
A1
A2 A A3
eA D
B eB
L
E
SHZP-A
Note:
Drawing is not to scale. Table 10.
Symbol Typ A A1 A2 A3 B D E eA eB L 0.46 21.21 14.22 15.55 3.20 2.03 6.73 6.48 Min Max 9.78 7.24 6.99 0.38 0.56 21.84 14.99 15.95 3.61 2.29 0.018 0.835 0.560 0.612 0.126 0.080 0.265 0.255 Typ Min Max 0.385 0.285 0.275 0.015 0.022 0.860 0.590 0.628 0.142 0.090
SH 4-pin SNAPHAT housing for 48mAh battery, package mechanical data
mm inches
21/25
Package mechanical data
M40SZ100Y, M40SZ100W
Figure 15. SH 4-pin SNAPHAT housing for 120mAh battery, package outline
A1
A2 A A3
eA D
B eB
L
E
SHZP-A
Note:
Drawing is not to scale. Table 11.
Symbol Typ A A1 A2 A3 B D E eA eB L 0.46 21.21 17.27 15.55 3.20 2.03 8.00 7.24 Min Max 10.54 8.51 8.00 0.38 0.56 21.84 18.03 15.95 3.61 2.29 0.018 0.835 0.680 0.612 0.126 0.080 0.315 0.285 Typ Min Max 0.415 0.335 0.315 0.015 0.022 0.860 0.710 0.628 0.142 0.090
SH 4-pin SNAPHAT housing for 120mAh battery, package mechanical data
mm inches
22/25
M40SZ100Y, M40SZ100W
Part numbering
6
Part numbering
Table 12.
Example:
Ordering information scheme
M40SZ 100Y MQ 6 E
Device type M40SZ
Supply voltage and write protect voltage 100Y = VCC = 4.5 to 5.5V; VPFD = 4.2 to 4.5V 100W = VCC = 2.7 to 3.6V; VPFD = 2.6 to 2.7V
Package MQ = SO16 MH(1)(2)= SOH28
Temperature range 6 = 40 to 85C
Shipping method E = Lead-free ECOPACK package, tubes F= Lead-free ECOPACK package, tape & reel
1. The SOIC package (SOH28) requires the battery package (SNAPHAT) which is ordered separately under the part number "M4ZXX-BR00SHX" in plastic tube or "M4ZXX-BR00SHXTR" in tape & reel form. 2. Contact local sales office for availability
Caution:
Do not place the SNAPHAT battery package "M4Zxx-BR00SH" in conductive foam as it will drain the lithium button-cell battery. For a list of available options (e.g., speed, package) or for further information on any aspect of this device, please contact the ST sales office nearest to you. Table 13. SNAPHAT battery table
Description SNAPHAT housing for 48mAh battery SNAPHAT housing for 120mAh battery Package SH SH
Part number M4Z28-BR00SH M4Z32-BR00SH
23/25
Revision history
M40SZ100Y, M40SZ100W
7
Revision history
Table 14.
Date Dec-2001 13-May-2002 01-Aug-2002 15-Sep-2003
Document revision history
Revision 1.0 1.1 1.2 1.3 First Issue Modify reflow time and temperature footnote (Table 4) Add marketing status (cover page; Table 12) Remove reference to M68xxx (obsolete) part (Figure 5); update disclaimer Reformatted document; added lead-free second level interconnect information to cover page and Section 5: Package mechanical data; updated Table 4 and 12. Changes
20-Nov-2007
2
M40SZ100, M40SZ100Y, M40SZ100W, 40SZ100, 40SZ100Y, 40SZ100W, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, ZEROPOWER, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, SUPERVISOR, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, NVRAM, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, I2C, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, RTC, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Oscillator, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, Microprocessor, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, LPSRAM, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFI, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, PFO, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Reset, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Write Protect, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Battery, Switchover, Switchover, Switchover, Switchover, Switchover, Switchover, Switchover, Switchover, Switchover, Switchover, Power-fail, Power-fail, Power-fail, Power-fail, Power-fail, Power-fail, Power-fail, Power-fail, Power-fail, Power-fail, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, Comparator, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SNAPHAT, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, SOIC, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 5V, 3V, 3V, 3V, 3V,
24/25
M40SZ100Y, M40SZ100W
Please Read Carefully:
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. All ST products are sold pursuant to ST's terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.
ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.
2007 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
25/25
|
