L6562
TRANSITION-MODE PFC CONTROLLER
1
Features
REALISED IN BCD TECHNOLOGY TRANSITION-MODE CONTROL OF PFC PREREGULATORS PROPRIETARY MULTIPLIER DESIGN FOR MINIMUM THD OF AC INPUT CURRENT VERY PRECISE ADJUSTABLE OUTPUT OVERVOLTAGE PROTECTION ULTRA-LOW (70A) START-UP CURRENT LOW (4 mA) QUIESCENT CURRENT EXTENDED IC SUPPLY VOLTAGE RANGE ON-CHIP FILTER ON CURRENT SENSE DISABLE FUNCTION 1% (@ Tj = 25 C) INTERNAL REFERENCE VOLTAGE -600/+800mA TOTEM POLE GATE DRIVER WITH UVLO PULL-DOWN AND VOLTAGE CLAMP DIP-8/SO-8 PACKAGES ECOPACK PFC PRE-REGULATORS FOR: IEC61000-3-2 COMPLIANT SMPS
Figure 1. Packages
DIP-8
SO-8
Table 1. Order Codes
Part Number L6562N L6562D L6562DTR Package DIP-8 SO-8 Tape & Reel
DESKTOP PC, MONITOR) UP TO 300W HI-END AC-DC ADAPTER/CHARGER ENTRY LEVEL SERVER & WEB SERVER
2
Description
1.1 APPLICATIONS
(TV,
The L6562 is a current-mode PFC controller operating in Transition Mode (TM). Pin-to-pin compatible with the predecessor L6561, it offers improved performance.
Figure 2. Block Diagram
COMP 2 1 INV + 2.5V 5pF VCC MULTIPLIER AND THD OPTIMIZER 40K MULT 3 4 CS
VOLTAGE REGULATOR
OVERVOLTAGE DETECTION
-
+
8 VCC 25 V R1 + R2 VREF2 ZERO CURRENT DETECTOR + 2.1 V 1.6 V STARTER
-
INTERNAL SUPPLY 7V R S UVLO Starter stop DRIVER Q 15 V
7 GD
DISABLE 6 GND 5 ZCD
November 2005
Rev. 8 1/16
L6562
2 Description (continued) The highly linear multiplier includes a special circuit, able to reduce AC input current distortion, that allows wide-range-mains operation with an extremely low THD, even over a large load range. The output voltage is controlled by means of a voltage-mode error amplifier and a precise (1% @Tj = 25C) internal voltage reference. The device features extremely low consumption (70 A before start-up and <4 mA running) and includes a disable function suitable for IC remote ON/OFF, which makes it easier to comply with energy saving norms (Blue Angel, EnergyStar, Energy2000, etc.). An effective two-step OVP enables to safely handle overvoltages either occurring at start-up or resulting from load disconnection. The totem-pole output stage, capable of 600 mA source and 800 mA sink current, is suitable for big MOSFET or IGBT drive which, combined with the other features, makes the device an excellent low-cost solution for EN61000-3-2 compliant SMPS's up to 300W. Table 2. Absolute Maximum Ratings
Symbol VCC --IZCD Ptot Tj Tstg P in 8 1 to 4 5 Parameter IC Supply voltage (Icc = 20 mA) Analog Inputs & Outputs Zero Current Detector Max. Current Power Dissipation @Tamb = 50C Junction Temperature Operating range Storage Temperature (DIP-8) (SO-8) Value self-limited -0.3 to 8 -50 (source) 10 (sink) 1 0.65 -40 to 150 -55 to 150 Unit V V mA W C C
Figure 3. Pin Connection (Top view)
INV COMP MULT CS
1 2 3 4
8 7 6 5
Vcc GD G ND Z CD
Table 3. Thermal Data
Symbol Rth j-amb Parameter Max. Thermal Resistance, Junction-to-ambient SO8 150 Minidip 100 Unit C/W
2/16
L6562
Table 4. Pin Description
N 1 2 3 4 Pin IN V COMP MULT CS Function Inver ting input of the error amplifier. The information on the output voltage of the PFC preregulator is fed into the pin through a resistor divider. Output of the error amplifier. A compensation network is placed between this pin and INV (pin #1) to achieve stability of the voltage control loop and ensure high power factor and low THD. Main input to the multiplier. This pin is connected to the rectified mains voltage via a resistor divider and provides the sinusoidal reference to the current loop. Input to the PWM comparator. The current flowing in the MOSFET is sensed through a resistor, the resulting voltage is applied to this pin and compared with an internal sinusoidal-shaped reference, generated by the multiplier, to determine MOSFET's turn-off. Boost inductor's demagnetization sensing input for transition-mode operation. A negative-going edge triggers MOSFET's turn-on. Ground. Current return for both the signal part of the IC and the gate driver. Gate driver output. The totem pole output stage is able to drive power MOSFET's and IGBT's with a peak current of 600 mA source and 800 mA sink. The high-level voltage of this pin is clamped at about 12V to avoid excessive gate voltages in case the pin is supplied with a high Vcc. Supply Voltage of both the signal part of the IC and the gate driver. The supply voltage upper limit is extended to 22V min. to provide more headroom for supply voltage changes.
5 6 7
ZCD G ND GD
8
Vcc
Table 5. Electrical Characteristics (Tj = -25 to 125C, VCC = 12, CO = 1 nF; unless otherwise specified)
Symbol SUPPLY VOLTAGE VCC VCCon VCCOff Hys VZ Operating range Tur n-on threshold Tur n-off threshold Hysteresis Zener Voltage After turn-on
(1) (1)
Parameter
Test Condition
Min. 10.3 11 8.7 2 .2 22
Typ.
Max. 22
Un it V V V V V A mA mA mA
12 9 .5 25 40 2.5 3.5
13 10.3 2.8 28 70 3.75 5 2.2
ICC = 20 mA Before turn-on, VCC =11V After turn-on @ 70 kHz During OVP (either static or dynamic) or VZCD =150 mV VVFF = 0 to 4 V
SUPPLY CURRENT Istart-up Star t-up Current Iq ICC Iq Quiescent Current Operating Supply Current Quiescent Current
MULTIPLIER INPUT IMULT VMULT V C S --------------------V M U L T K VINV Input Bias Current Linear Operation Range Output Max. Slope VMULT = 0 to 0.5V VCOMP = Upper clamp VMULT = 1 V, VCOMP = 4 V Tj = 25 C 10.3 V < Vcc < 22 V Vcc = 10.3 V to 22V VINV = 0 to 3 V
(1)
-1 0 to 3 1.65 1.9
A V V /V
Gain (2) Voltage Feedback Input Threshold Line Regulation
0 .5 2.465 2.44
0.6 2.5 2
0 .7 2 .535 2.56 5 -1
1/V V mV A
ERROR AMPLIFIER
IINV
Input Bias Current
3/16
L6562
Table 5. Electrical Characteristics (continued) (Tj = -25 to 125C, VCC = 12, CO = 1 nF; unless otherwise specified)
Symbol Gv GB ICOMP VCOMP Parameter Voltage Gain Gain-Bandwidth Product Source Current Sink Current Upper Clamp Voltage Lower Clamp Voltage CURRENT SENSE COMPARATOR ICS td(H-L) VCSoffset Input Bias Current Delay to Output VCOMP = Upper clamp VMULT = 0 VMULT = 2.5V ZERO CURRENT DETECTOR VZCDH Upper Clamp Voltage VZCDL VZCDA VZCDT IZCDb IZCDsrc IZCDsnk VZCDdis VZCDen IZCDres STARTER tSTART Star t Timer period 75 35
(3) (1)
Test Condition Open loop VCOMP = 4V, VINV = 2.4 V VCOMP = 4V, VINV = 2.6 V ISOURCE = 0.5 mA ISINK = 0.5 mA (1) VCS = 0
Min. 60 -2 2 .5 5.3 2 .1
Typ. 80 1 -3.5 4.5 5 .7 2 .2 5
Max.
Un it dB MHz
-5 6 2 .4
mA mA V V
-1 200 1 .6 1.7 30 5 5.0 0.3 5 .7 0 .65 2.1 1.6 2 -2.5 2.5 150 30 200 75 130 40 30 2 .2 5 2 2.5 0.9 30 40 300 45 2 .4 2 .6 3 1 .9 70 80 15 1 .1 250 350 - 5 .5 6.5 1 350 1 .8
A ns V mV
VCS clamp Current sense reference clamp Current sense offset
IZCD = 2.5 mA IZCD = -2.5 mA
(3) (3)
V V V V A mA mA mV mV A s A A V
Lower Clamp Voltage Arming Voltage (positive-going edge) Triggering Voltage (negative-going edge) Input Bias Current Source Current Capability Sink Current Capability Disable threshold Restar t threshold Restar t Current after Disable
VZCD = 1 to 4.5 V
OUTPUT OVERVOLTAGE IOVP Dynamic OVP triggering current Hys Hysteresis Static OVP threshold
2 .1
GATE DRIVER VOH Dropout Voltage VOL tf tr VOclamp Voltage Fall Time Voltage Rise Time Output clamp voltage UVLO saturation
(1 ) (2) (3)
IGDsource = 20 mA IGDsource = 200 mA IGDsink = 200 mA
V V ns ns V V
IGDsource = 5mA; Vcc = 20V VCC = 0 to VCCon, Isink=10mA
10
12
All parameters are in tracking The multiplier output is given by: V c s = K V M U L T ( V C O M P 2.5 ) Parameters guaranteed by design, functionality tested in production.
4/16
L6562
3
Typical Electrical Characteristics
Figure 6. IC consumption vs. Tj
Icc 10 [mA] 5 2 1 0.5 0.2 Vcc = 12 V Co = 1 nF f = 70 kHz Disabled or during OVP Operating Quiescent
Figure 4. Supply current vs. Supply voltage
ICC (mA) 10 5 1 0.5 0.1 0.05 0.01 0.005 0 0 5 10 15 Vcc(V) Co = 1nF f = 70 kHz Tj = 25C 20 25
0.1 0.05 0.02 -50 Before start-up
0
50
100
150
Tj (C)
Figure 5. Start-up & UVLO vs. Tj
12.5 VCC-ON (V) 12 11.5 11
Figure 7. Vcc Zener voltage vs. Tj
VccZ 28 (V)
27 26 25
10.5 10 VCC-OFF 9.5 (V) 9 -50 0 50 Tj (C) 100 150
24 23 22 -50
0
50
100
150
Tj (C)
5/16
L6562
Figure 8. Feedback reference vs. Tj
VREF 2.6 (V)
Vcc = 12 V
Figure 11. Delay-to-output vs. Tj
tD(H-L) (ns) 500
Vcc = 12 V
2.55
400
300
2.5
200
2.45
100
2.4 -50
0
50
Tj (C)
100
150
0 -50
0
50 Tj (C)
100
150
Figure 9. OVP current vs. Tj
IOVP (A)
Figure 12. Multiplier characteristic
VCS (pin 4) (V) upper voltage 1.6 1.4 1.2
clamp 5.0
4. 5
41
Vcc = 12 V
VCOMP (pin 2) (V)
3.5
40.5
4 .0 3.2
40
1.0 0.8
39.5
0.6 0.4 0.2
3.0
2.8 2.6
39 -50
0
50
Tj (C)
100
150
0
0
0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 VMULT(pin 3) (V)
Figure 10. E/A output clamp levels vs. Tj
Vpin2 (V) 6 Upper clamp 5
Figure 13. Multiplier gain vs. Tj
K 1
Vcc = 12 V VCOMP =4 V VMULT =1V
Vcc = 12 V
0.8
0.6
4
0.4
3 Lower clamp 2 -50 0 50 Tj (C) 100 150
0.2
0 -50
0
50 Tj (C)
100
150
6/16
L6562
Figure 14. Vcs clamp vs. Tj
VCSx 2 (V)
Figure 17. ZCD source capability vs. Tj
IZCDsrc 0 (mA)
1.8 1.6
Vcc = 12 V VZCD = lower clamp
-2
-4
1.4 1.2 1 -50
Vcc = 12 V VCOMP= Upper clamp
-6
0
50
Tj (C)
100
150
-8 -50
0
50 Tj (C)
100
150
Figure 15. Start-up timer vs. Tj
Tstart 150 (s)
140
Figure 18. Gate-drive output low saturation
Vpin7 [V]
4
Vcc = 12 V
T j = 25 C Vcc = 11 V SINK
3
130
2
120
110
1
100 -50
0
0 50 100 150
0
200
400
600
800
1,000
Tj (C)
IGD[mA]
Figure 16. ZCD clamp levels vs. Tj
V ZCD (V)
Figure 19. Gate-drive output high saturation
Vpin7[V]
-1.5
7 6 5 4 3 2 1 0 -50 0 50
Tj (C) Lower clamp Upper clamp
-2 Vcc - 2.0
Vcc = 12 V I ZCD = 2.5 mA
Tj = 25 C Vcc = 11 V SOURCE
Vcc - -2.5 2.5
-3 Vcc - 3.0 3.5 Vcc - -3.5 -4 Vcc - 4.0 -4.5 0 100 200 300 400 500 600 700
100
150
IGD[mA]
7/16
L6562
Figure 20. Gate-drive clamp vs. Tj
Vpin7 clamp 15 (V)
Vcc = 20 V
Figure 21. UVLO saturation vs. Tj
Vpin7 (V) 1.1 1 0.9
Vcc = 0 V
14
13
0.8
12
0.7
11
0.6 0.5 -50
10 -50
0
50 Tj (C)
100
150
0
50 Tj (C)
100
150
4
Application Information
4.1 Overvoltage protection Under steady-state conditions, the voltage control loop keeps the output voltage Vo of a PFC pre-regulator close to its nominal value, set by the resistors R1 and R2 of the output divider. Neglecting ripple components, the current through R1, IR1, equals that through R2, IR2. Considering that the non-inverting input of the error amplifier is internally referenced at 2.5V, also the voltage at pin INV will be 2.5V, then: V o 2.----.-I R 2 = 2--5 = IR 1 = -------------------5 . R2 R1 If the output voltage experiences an abrupt change Vo > 0 due to a load drop, the voltage at pin INV will be kept at 2.5V by the local feedback of the error amplifier, a network connected between pins INV and COMP that introduces a long time constant to achieve high PF (this is why Vo can be large). As a result, the current through R2 will remain equal to 2.5/R2 but that through R1 will become: V o 2.5 + V o I'R 1 = --------------------------------------- . R1 The difference current IR1=I'R1-IR2=I'R1-IR1=Vo/R1 will flow through the compensation network and enter the error amplifier output (pin COMP). This current is monitored inside the L6562 and if it reaches about 37 A the output voltage of the multiplier is forced to decrease, thus smoothly reducing the energy delivered to the output. As the current exceeds 40 A, the OVP is triggered (Dynamic OVP): the gate-drive is forced low to switch off the external power transistor and the IC put in an idle state. This condition is maintained until the current falls below approximately 10 A, which re-enables the internal starter and allows switching to restart. The output Vo that is able to trigger the Dynamic OVP function is then: V o = R 1 40 10
6
.
An important advantage of this technique is that the OV level can be set independently of the regulated output voltage: the latter depends on the ratio of R1 to R2, the former on the individual value of R1. Another advantage is the precision: the tolerance of the detection current is 12%, that is 12% tolerance on Vo. Since Vo << Vo, the tolerance on the absolute value will be proportionally reduced. Example: Vo = 400 V, Vo = 40 V. Then: R1=40V/40A=1M; R2=1M·2.5/(400-2.5)=6.289k. The tolerance on the OVP level due to the L6562 will be 40·0.12=4.8V, that is 1.2% of the regulated value.
8/16
L6562
When the load of a PFC pre-regulator is very low, the output voltage tends to stay steadily above the nominal value, which cannot be handled by the Dynamic OVP. If this occurs, however, the error amplifier output will saturate low; hence, when this is detected, the external power transistor is switched off and the IC put in an idle state (Static OVP). Normal operation is resumed as the error amplifier goes back into its linear region. As a result, the L6562 will work in burst-mode, with a repetition rate that can be very low. When either OVP is activated the quiescent consumption of the IC is reduced to minimize the discharge of the Vcc capacitor and increase the hold-up capability of the IC supply system. 4.2 THD optimizer circuit The L6562 is equipped with a special circuit that reduces the conduction dead-angle occurring to the AC input current near the zero-crossings of the line voltage (crossover distortion). In this way the THD (Total Harmonic Distortion) of the current is considerably reduced. A major cause of this distortion is the inability of the system to transfer energy effectively when the instantaneous line voltage is very low. This effect is magnified by the high-frequency filter capacitor placed after the bridge rectifier, which retains some residual voltage that causes the diodes of the bridge rectifier to be reverse-biased and the input current flow to temporarily stop. Figure 22. THD optimization: standard TM PFC controller (left side) and L6562 (right side)
Input current
Input current
Rectified mains voltage
Rectified mains voltage
Inpaitncurrent Im u s Vd ain MOSFET's drain rvoltage
Im ut current Inpains Vdrain MOSFET's drain voltage
To overcome this issue the circuit embedded in the L6562 forces the PFC pre-regulator to process more energy near the line voltage zero-crossings as compared to that commanded by the control loop. This will result in both minimizing the time interval where energy transfer is lacking and fully discharging the highfrequency filter capacitor after the bridge. The effect of the circuit is shown in figure 23, where the key waveforms of a standard TM PFC controller are compared to those of the L6562. Essentially, the circuit artificially increases the ON-time of the power switch with a positive offset added to
9/16
L6562
the output of the multiplier in the proximity of the line voltage zero-crossings. This offset is reduced as the instantaneous line voltage increases, so that it becomes negligible as the line voltage moves toward the top of the sinusoid. To maximally benefit from the THD optimizer circuit, the high-frequency filter capacitor after the bridge rectifier should be minimized, compatibly with EMI filtering needs. A large capacitance, in fact, introduces a conduction dead-angle of the AC input current in itself - even with an ideal energy transfer by the PFC preregulator - thus making the action of the optimizer circuit little effective. Figure 23. Typical application circuit (250W, Wide-range mains)
D3 1N5406 T D8 1N4150 C5 12 nF R14 100 R6 68 k R50 10 k C3 2.2 F R12 750 k D1 STTH5L06 N TC 2.5 R11 750 k Vo=400V Po=250W
R4 R5 180 k 180 k
R1 1.5 M
D2 1N5248B
BRIDGE FUSE 5A/250V + STBR606
C1 1 F 400V
C23 680 nF R2 1.5 M 8 3 5 2 1 7 4 R7 10 C6 100 F 450V
Vac (85V to 265V)
-
L6562
6
MOS STP12NM50
7 C/W heat sink
C2 10nF R3 22 k
C29 22 F 25V
C4 100 nF
R9 0.33 1W
R10 0.33 1W
R13 9.53 k
-
Boost Inductor Spec: EB0057-C (COILCRAFT)
Figure 24. Demo board (EVAL6562-80W, Wide-range mains): Electrical schematic
R4 R5 180 k 180 k
T D8 1N4150 C5 12 nF R14 100 R6 68 k R50 12 k C3 680 nF R12 750 k D1 STTH1L06 NTC 2.5 R11 750 k Vo=400V Po=80W
R1 750 k
D2 1N5248B
BRIDGE FUSE 4A/250V + DF06M
C1 0.47 F 400V
C23 330 nF R2 750 k 8 3 5 2 1 7 4 R7 33 C6 47 F 450V
Vac (85V to 265V)
-
L6562
6
MOS STP8NM50
C2 10nF R3 10 k
C29 22 F 25V
C4 100 nF
R9 0.82 0. 6 W
R10 0.82 0.6 W
R13 9.53 k
-
Boost Inductor Spec (ITACOIL E2543/E) E25x13x7 core, 3C85 ferrite 1.5 mm gap for 0.7 mH primary inductance Primary: 105 turns 20x0.1 mm Secondary: 11 turns 0.1 mm
10/16
L6562
Figure 25. EVAL6562-80W: PCB and component layout (Top view, real size: 57 x 108 mm)
Table 6. EVAL6562N: Evaluation results at full load
Vin (VAC) 85 110 135 175 220 265 Pin (W) 86.4 84.6 83.8 83.2 82.9 82.7 Vo (VDC) 394.79 394.86 394.86 394.87 394.87 394.87 Vo(Vpk-pk) 12.8 12.8 12.8 15.5 15.7 15.9 Po (W) 80.16 80.20 80.20 80.20 80.20 80.20 (%) 92.8 94.8 95.7 96.4 96.7 97.0 PF 0.998 0.996 0.991 0.981 0.956 0.915 THD (%) 3.6 4.2 4.9 6.5 7.8 9.2
Note: measurements done with the line filter shown in figure 23
Table 7. EVAL6562N: Evaluation results at half load
Vin (VAC) 85 110 135 175 220 265 Pin (W) 42.8 42.5 42.5 42.5 42.6 42.6 Vo (VDC) 394.86 394.90 394.91 394.93 394.94 394.94 Vo(Vpk-pk) 6.6 6.6 6.7 8.0 8.2 8.3 Po (W) 40.20 40.20 40.20 40.19 40.19 40.19 (%) 93.9 94.6 94.6 94.6 94.3 94.3 PF 0.994 0.985 0.967 0.939 0.869 0.776 THD (%) 5.5 6.2 7.1 8.3 9.8 11.4
Note: measurements done with the line filter shown in figure 23
11/16
L6562
Table 8. EVAL6562N: No-load measurements
Vin (VAC) 85 110 135 175 (*) 220 (*) 265 (*)
(*)
Pin (W) 0.4 0.3 0.3 0.4 0.4 0.5
Vo (VDC) 396.77 396.82 396.83 396.90 396.95 396.98
Vo(Vpk-pk) 0.45 0.55 0.60 1.00 1.40 1.65
Po (W) 0 0 0 0 0 0
Vcc = 12V supplied externally
Figure 26. Line filter (not tested for EMI compliance) used for EVAL6562N evaluation
to the AC source
B81133 470 nF, X2 EPCOS B82732 47 mH, 1.3A EPCOS
B81133 680 nF, X2 EPCOS
to EVAL6562N
12/16
L6562
5
Package Information
In order to meet environmental requirements, ST offers these devices in ECOPACK packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com. Figure 27. DIP-8 Mechanical Data & Package Dimensions
mm D IM . MIN. A a1 B b b1 D E e e3 e4 F I L Z 3.18 7.95 2.54 7.62 7.62 6.6 5.08 3.81 1.52 0.125 0.51 1.15 0.356 0.204 1.65 0.55 0.304 10.92 9.75 0.313 0.100 0.300 0.300 0.260 0.200 0.150 0.060 TYP. 3.32 0.020 0.045 0.014 0.008 0.065 0.022 0.012 0.430 0.384 M AX . MIN. TYP. 0.131 MAX. inch
OUTLINE AND MECHANICAL DATA
DIP-8
13/16
L6562
Figure 28. SO-8 Mechanical Data & Package Dimensions
mm DIM. MIN. A A1 A2 B C D
(1)
inch MAX. 1.75 0.25 1.65 0.51 0.25 5.00 4.00 MIN. 0.053 0.004 0.043 0.013 0.007 0.189 0.15 0.050 6.20 0.50 1.27 0.228 0.010 0.016 0.244 0.020 0.050 TYP. MAX. 0.069 0.010 0.065 0.020 0.010 0.197 0.157
TYP.
OUTLINE AND MECHANICAL DATA
1.35 0.10 1.10 0.33 0.19 4.80 3.80 1.27 5.80 0.25 0.40
E e H h L k ddd
0 (min.), 8 (max.) 0.10 0.004
Note: (1) Dimensions D does not include mold flash, protrusions or gate burrs. Mold flash, potrusions or gate burrs shall not exceed 0.15mm (.006inch) in total (both side).
SO-8
0016023 C
14/16
L6562
6
Revision History
Table 9. Revision History
Dat e Januar y 2004 June 2004 Revision 5 6 First Issue Modified the Style-look in compliance with the "Corporate Technical Publications Design Guide". Changed input of the power amplifier connected to Multiplier (Fig. 2). Modified Table 2: Absolute Maximim Ratings. Added in Section 5 the ECOPACK certicate of conformity. Description of Changes
May 2005 November 2005
7 8
15/16
L6562
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners 2005 STMicroelectronics - All rights reserved STMicroelectronics group of companies Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com
16/16
|
