


# N-channel 1500 V, 700 m $\Omega$ typ., 14 A MDmesh K5 Power MOSFET in a TO-247 package

## Features



TO-247



AM01476v1\_tab

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	I <sub>D</sub>
STW21N150K5	1500 V	900 mΩ	14 A

- Ultra-low gate charge
- Very low FoM (figure of merit)
- Zener-protected
- 100% avalanche tested

#### **Applications**

· Switching applications

#### **Description**

This very high voltage N-channel Power MOSFET is designed using MDmesh K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.



#### Product status link

STW21N150K5

Product summary			
Order code STW21N150K5			
Marking	21N150K5		
Package	TO-247		
Packing	Tube		



## 1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>GS</sub>	Gate-source voltage	±30	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	14	Α
di	Drain current (continuous) at T <sub>C</sub> = 100 °C	8.7	
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	56	Α
P <sub>TOT</sub>	Total power dissipation at T <sub>C</sub> = 25 °C	446	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
T <sub>J</sub>	Operating junction temperature range	-55 to 150	°C

- 1. Pulse width is limited by safe operating area.
- 2.  $I_{SD} \le 14$  A, di/dt = 100 A/ $\mu$ s,  $V_{DS}$  (peak)  $< V_{(BR)DSS}$ .
- $3. \quad V_{DD} \leq 1200 \ V.$

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thJC</sub>	Thermal resistance, junction-to-case	0.28	°C/W
R <sub>thJA</sub>	Thermal resistance, junction-to-ambient	50	°C/W

Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or non-repetitive (pulse width limited by T <sub>J</sub> max.)	5	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	1.1	J

DS10542 - Rev 4 page 2/12

### 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified.

**Table 4. Static** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	1500	-	-	V
I	Zono moto velto no due la comunit	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1500 V	-	-	1	
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 1500 V, T <sub>C</sub> = 125 °C <sup>(1)</sup>	-	-	50	μΑ
I <sub>GSS</sub>	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V	-	-	±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 7 A	-	700	900	mΩ

<sup>1.</sup> Specified by design, not tested in production.

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	3145	-	pF
C <sub>oss</sub>	Output capacitance	$V_{DS}$ = 100 V, f = 1 MHz, $V_{GS}$ = 0 V	-	172	-	pF
C <sub>rss</sub>	Reverse transfer capacitance		-	1	-	pF
C <sub>o(tr)</sub> <sup>(1)</sup>	Equivalent output capacitance time related	V <sub>DS</sub> = 0 to 1200 V, V <sub>GS</sub> = 0 V	-	161	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent output capacitance energy related		-	65	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	-	2.4	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 1200 V, I <sub>D</sub> = 14 A, V <sub>GS</sub> = 0 to 10 V	-	89	-	nC
Q <sub>gs</sub>	Gate-source charge	(see the Figure 14. Test circuit for gate	-	16	-	nC
Q <sub>gd</sub>	Gate-drain charge	charge behavior)	-	59	-	nC

<sup>1.</sup>  $C_{o(tr)}$  is a constant capacitance value that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 750 V, I <sub>D</sub> = 7 A,	-	34	-	ns
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	-	14	-	ns
t <sub>d(off)</sub>	Turn-off delay time	(see the Figure 13. Test circuit for resistive load switching times and	-	134	-	ns
t <sub>f</sub>	Fall time	Figure 18. Switching time waveform)	-	26	-	ns

DS10542 - Rev 4 page 3/12

<sup>2.</sup>  $C_{o(er)}$  is a constant capacitance value that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .



Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-	-	14	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-	-	56	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 14 A	-	-	1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 14 A, di/dt = 100 A/µs,	-	448	-	ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	8.24	-	μC
I <sub>RRM</sub>	Reverse recovery current	(see the Figure 15. Test circuit for inductive load switching and diode recovery times)	-	36.8	-	А
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 14 A, di/dt = 100 A/µs,	-	564	-	ns
Q <sub>rr</sub>	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>J</sub> = 150 °C	-	9.48	-	μC
I <sub>RRM</sub>	Reverse recovery current	(see the Figure 15. Test circuit for inductive load switching and diode recovery times)	-	33.6	-	А

<sup>1.</sup> Pulse width is limited by safe operating area.

DS10542 - Rev 4 page 4/12

<sup>2.</sup> Pulse test: pulse duration =  $300 \mu s$ , duty cycle 1.5%.





#### 2.1 Electrical characteristics (curves)





Figure 2. Normalized transient thermal impedance  $\begin{matrix} K & & & \\ \hline \delta=0.5 & & \\ \hline \delta=0.5 & & \\ \hline \delta=0.02 & & \\ \hline \delta=0.01 & & \\ \hline \delta=0.01 & & \\ \hline Single pulse & & \\ \hline 10^{-2} & & 10^{-1} & t_p (s) \end{matrix}$ 

Figure 3. Typical output characteristics








Figure 5. Typical gate charge characteristics







DS10542 - Rev 4 page 5/12



Figure 7. Typical capacitance characteristics




Figure 8. Normalized gate threshold vs temperature




Figure 9. Normalized on-resistance vs temperature




Figure 10. Normalized breakdown voltage vs temperature




Figure 11. Maximum avalanche energy vs temperature





Figure 12. Typical reverse diode forward characteristics



DS10542 - Rev 4 page 6/12

AM01469v1



### 3 Test circuits

Figure 13. Test circuit for resistive load switching times

<del>-</del>

AM01468v1

Figure 15. Test circuit for inductive load switching and diode recovery times




Figure 16. Unclamped inductive load test circuit




Figure 17. Unclamped inductive waveform





Figure 18. Switching time waveform




DS10542 - Rev 4 page 7/12

## 4 Package information

To meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### 4.1 TO-247 package information

Figure 19. TO-247 package outline



0075325\_11

DS10542 - Rev 4 page 8/12



Table 8. TO-247 package mechanical data

Dim.		mm	
Dilli.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
A2		1.27	
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

DS10542 - Rev 4 page 9/12



## **Revision history**

Table 9. Document revision history

Date	Version	Changes
17-Oct-2013	1	First release.
19-Dec-2013	2	Datasheet promoted from preliminary to production data  Modified: title and Features  Minor text changes
20-Mar-2014	3	<ul> <li>Modified: note 3 in Table 2</li> <li>Modified: Qgs and Qgd typical values in Table 5</li> <li>Modified: typical values in Table 6 and 7</li> <li>Updated: Figure 6</li> <li>Minor text changes</li> </ul>
11-Jan-2017	4	Updated title, features and description in cover page.  Minor text changes in Section 1: "Electrical ratings" and Section  2: "Electrical characteristics".  Changed Figure 7: "Static drain-source on-resistance".
19-Dec-2025	5	Updated Section 4.1: TO-247 package information.  Minor text changes.

DS10542 - Rev 4 page 10/12



## **Contents**

1	Elec	ctrical ratings	2
2	Elec	ctrical characteristics	3
	2.1	Electrical characteristics (curves)	5
3	Test	circuits	7
4	Pac	kage information	8
	4.1	TO-247 package information	8
Rev	vision	history	10



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice.

In the event of any conflict between the provisions of this document and the provisions of any contractual arrangement in force between the purchasers and ST, the provisions of such contractual arrangement shall prevail.

The purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

The purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of the purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

If the purchasers identify an ST product that meets their functional and performance requirements but that is not designated for the purchasers' market segment, the purchasers shall contact ST for more information.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2025 STMicroelectronics - All rights reserved

DS10542 - Rev 4 page 12/12