The memory is organized as shown in Figure 3.

Figure 3. Block diagram

- Control Logic
- High Voltage Generator
- I/O Shift Register
- Address Register and Counter
- Data Register
- Status Register
- Y Decoder
- X Decoder

Size of the Read only EEPROM area

1 Page