

# LDBL20

Ultra-small 200 mA LDO  
in an ST STAMP™ package

Product presentation



# What is ST STAMP™


**ST STAMP™**

▪ **ST Small Thickness Advanced Micro Package**

is ST's trademark for the unique and innovative bumpless CSP package.

Compared to the smallest available DFN plastic packages and flip-chips, the ST STAMP™ solution provides similar package performance and reliability, reducing the total height to 200 µm or less, with a dramatically smaller footprint.

ST STAMP is compatible with industry-standard SMT processes and soldering techniques.



**Voltage regulators**




# ST STAMP™ - Key facts and benefits

3



Wafer size 6" or 8"



Minimum pad pitch: 200  $\mu\text{m}$



Minimum wafer thickness: 150  $\mu\text{m}$

Examples:



01005 SMD




DFN4-like (0.8 x 0.8 mm)



4 pads (0.47 x 0.47 mm)

- Discrete or integrated components manufactured in chip-scale at wafer level, on standard production 6" and 8" silicon wafers.  
→ **BENEFIT: production cost effectiveness**
- ST STAMP™ overcomes the constraints of minimum bump size and pitch of the flip-chips  
→ **BENEFIT: smaller footprint and PCB area**
- The total package thickness is reduced to the silicon wafer thickness  
→ **BENEFIT: the devices can be put on ultra-thin substrates and smartcards**
- The footprint can be made compatible with industry-standard leadless plastic packages (QFN, SSON...)  
• JEDEC-standard SMT processes and soldering compatible  
→ **BENEFIT: ease of use**

# ST STAMP™ - Footprint benchmark



The graph shows a comparison in terms of footprint dimension, among the state-of-the-art miniaturized packages for integrated circuits: the Flip-Chip, DFN and ST STAMP™.

The minimum package size currently available is considered for each family.

In terms of area, the ST STAMP™ can be as tiny as one third than the smallest plastic package on the market and a half of the smallest Flip-Chip.

## Main features


- Input voltage: from 1.5 to 5.5V
- Very low dropout voltage [300 mV (typ.) @ 200 mA load current]
- Low quiescent current
  - 20  $\mu$ A @ no load
  - 100  $\mu$ A max @ 200 mA
  - 0.1  $\mu$ A max in Off mode
- Output voltage selection range from 0.8 to 5V with 50 mV steps
- High PSRR (80 dB @1 kHz, 50 dB @100 kHz)
- Logic-controlled electronic shutdown
- Internal soft start
- Active output voltage discharge (optional)
- Available in bumpless CSP [ST STAMP™] 0.47 x 0.47 mm

## World's smallest 200 mA LDO


The LDBL20 high-accuracy voltage regulator provides 200 mA of maximum current from an input voltage ranging from 1.5 to 5.5 V, with a typical dropout voltage of 200 mV.

It is available in the new ST STAMP™ package, allowing the maximum space saving.


The very low dropout voltage, low quiescent current and high PSRR features make the LDBL20 suitable for low power battery-operated applications.



~ 70% PCB saving vs. equivalent device in DFN4 (0.8 x 0.8 mm) package (LD39020)



## World's smallest 200 mA LDO Not just small...




The LDBL20 features remarkable  
80 dB @ 100 Hz and 50 dB @ 100 kHz PSRR figures

Cleans the DC bus from ripple and switching noises in a wide frequency band.



Provides a stable signal to MCUs and low power digital ASICs.

Allows operation at light load and low input voltage, prolonging the battery life

Low and stable quiescent current at light load.  
No quiescent current increase in dropout.





# ST has... lowered the bar



Size squeezed to a minimum...  
Performance maintained to the  
maximum




# “Think Small” with ST LDOs




0.47 x 0.47 mm	0.69 x 0.69 mm	0.8 x 0.8 mm	1 x 1 mm	1.2 x 1.3 mm	2 x 2 mm
<b>LDBL20</b>	<b>LD39130SJ</b>	<b>LD39115J/LD39030SJ</b>	<b>LD39020</b>	<b>LDK120-130</b>	<b>LDLN015</b>
STSTAMP™ 200 mA Fast transient response High PSRR	CSP 300 mA Auto Green Mode	CSP 150 mA / 300 mA PSRR>50dB Low Noise	DFN 200 mA 0.5% accuracy PSRR>50dB	DFN 200-300 mA Low noise and cost effective	DFN 150 mA Ultra low noise, high PSRR
		<b>LD39020</b>		<b>LD39130SPUR</b>	<b>LD59015</b>
		DFN 200 mA 0.5% accuracy / High PSRR		DFN 300 mA Auto green mode	SC70 150 mA High PSRR



# ST's high-performance miniature LDOs




**LD39020**  
200 mA,  
High PSRR



**LD39130**  
300 mA,  
1 $\mu$ A ultra low Iq



**LDBL20**  
200 mA,  
High PSRR

# LDBL20 – Packing and mounting info



LDBL20's ST STAMP™ package is compatible with SMT mounting and soldering process.


Suggested landpattern



SMT reflow profile as per JEDEC standards

## Reflow profile

Figure 13. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Minimize air convection currents in the reflow oven to avoid component movement.  
Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

It is available in standard Tape'n'Reel and wafer on sticky foil packing solutions