SPC5 MCU NEV applications and safety, security, OTA


Fanny XU

Application Manager, Micro BU ADG Marketing and Application Greater China & South Asia Region STMicroelectronics





NEV Architecture Evolution 2





Computation Capability

- - Powerful High Performance
- Diversification
- Fault manage & self-test



DATA Routing

- Diversity network interface Ethernet back-bone network
- HW gateway synchronization data routing



FOTA

Flash context manage by HW Interface for external memory Ultra fast communicate interface

- Security

 - Isolation
 - Encryption & Decryption Secure data storage & r & routing
- Protection authentication




Functional Safety

- HW Safety mechanism Safety SW ecosystem Fail safe architecture Fault collection and reaction



CPU Architecting Secure Foundation









SW differentiate criticality

SW Complexitity Multiple sources


SW Safety and Security


- Software separation support for safety and security
- High throughput combined with deterministic responsiveness
- Comprehensive protection, monitoring and reporting
- Extensive fault detection and control capabilities
- Managing both random and systematic faults in processor, memories and peripherals
- Multi-core capability, Advanced SIMD.
- Embedded Flash memory interface

Spc5x High Performance Architecture

Answering System Performance Requirements

Increasing system performance requirements are managed through more optimized MCU architectures on **platform**:






- 10 simultaneous switches on crossbars
- 2 simultaneous Flash read accesses (True Read-while-Read Flash Module)
- 4 simultaneous SRAM accesses
- 2 simultaneous eDMA data transfers
- 3 simultaneous peripheral accesses
- Whole platform running at core speed to avoid system performance loss from clock synchronizations.
- Same platform architecture across all devices and same peripheral implementation



Chorus 4M – Generic Block Diagram






Low Power Security

Safety

* Include: 2x 64k Local D-RAM inside core

Chorus 6M – Generic Block Diagram






Safety Low Power

Security

* Include: 160k D/I-RAM inside core

Chorus 10M – Generic Block Diagram

* Include: 192k I-RAM + 96k D-RAM inside core




Safety

Low Power

Security





Data Routing







Ethernet in Automotive

Market Trends

- Ethernet is becoming the standard automotive high speed network as it can be implemented at reasonable costs with the **Unshielded-Twisted-Pair** BroadR-Reach technology
- Standardization driven by the OPEN Alliance consortium (One-Pair Ether-Net)
- Application domains for ethernet in automotive
 - Advanced OBD with Fast-Flashing and DoIP (Diagnostic over IP)
 - Back-bone networks
 - ADAS for camera connection
 - Replace **MOST** in infotainment
 - Inter-processor communication



ST Network Interface CAN/LIN/Ethernet






SPC58 product portfolio is READY for Network Communication.

Ethernet & Connectivity


GW ETH Protocol Stacks

SOME/IP introduces
 service-oriented
 transmission of information
 in contrast of all the prior
 standards and protocols
 that have been signal oriented.

 AVTP is a ETH L2 protocol that uses the TSN feature to implement a communication with Low Latency. It allows the encapsulation (tunnelling) of real time buses as CAN and FR







FOTA



FOTA in a Nutshell

Flash-over-the-air Concepts and Basic Requirements


- The advantages of being able to perform in-the-field software updates to cars are well established
 - To enable critical bugs to be patched immediately without returning to dealership
 - To allow compelling new features to be added to the vehicle at any time during its lifecycle
 - To save money
- Unlike consumer devices like smartphone, car owners do not tolerate downtime of their vehicles while updating. Therefore, updates critical to vehicle operation should ideally take place
 - seamlessly and invisibly in background (thus → several RWW partitions, see next slides)
 - with a data integrity security schema in place
- Unlike infotainment and telematics systems, ECUs controlling key cars' features are placed deeper within vehicle' network architecture, with small and embedded Flash and RAM



FOTA Requirements

Applications Scheme


- Application with central OTA management capability, like gateway and/or storage
 - Flash context management by HW
 - Interface for external memory
 - Ultra fast communication interface
 - Advanced security features
- Application supporting local OTA
 - Flash erasing/program while the application is running
 - Security features (authentication, cryptography)
 - Fast communication interface






ST Solutions for FOTA

Building Blocks





SPC58 product portfolio is READY for FOTA



FOTA Diagrams and Features



HOST "OTA" X0

SW image B Boot record SW image A Boot record SSCM Boot record Read Jump Boot record Boot SW reaisters Boot record

- Available since 55nm products
- The new image can be written only if the SW is not accessing the same RWW partition X •
- The active SW images is seen (read) at different addresses




- Logical memory space is reduced
- HW complexity 🗸





HOST "OTA" X1







The new image can be written while the SW is fetching (no constraint)









HW complexity



FOTA - CHORUS Family Features

Overview

CHORUS 4M – 6M

- feature several RWW partitions allowing flash update in background while application is running (see backup slides for further details)
- support very fast SPI to connect to external memory (also an important aspect of OTA)
- security level: HSM medium
- Ethernet 100Mbps

CHORUS 10M enhancements

- HW support for flash A/B context switching to manage two application versions
- dedicated very fast external memory interfaces like eMMC and Hyperbus
- inter-processor interfaces for domain ECU
- security level: HSM full
- Ethernet 1000Mbps to receive the bundle Flash images for the whole set of ECUs subsystem



OTA context mapping

Context

Α

В

RWW

4. 5

6.7

Hardware Support Mechanism for FOTA Applications

Overview – Basic Concepts - CHORUS 10M – 2 of 7

- The new image programming while the application is still running can be done by any core
- The first 2 Mbyte, the common section, is not part of FOTA mechanism

No HSM and Flash Data sectors can be updated via OTA

- FOTA split FLASH In three main areas: Common, Context A and Context B
- FOTA swap involve partitions 4,5 (Context A) and 6,7 (Context B) only
- Once FOTA activated, the new SW image is always visible at the same addresses
 - Thus neither application code nor Make file/linker scripts needs modifications


	Write ADD swap=X	Read ADD swap=0	Read ADD swap=1
common	0x0000.0000	0x0000.0000	0x0000.0000
Context A	0x011C.0000	0x011C.0000	0x015C.0000
Context B	0x015C.0000	0x015C.0000	0x011C.0000

Whereas If FOTA disabled, Flash blocks addresses are fixed (like in 1st column)



Hardware Support Mechanism for FOTA Applications Overview – FOTA steps - CHORUS 10M – 3 of 7

Here below an overview about the steps needed to enable and apply FOTA swapping





New HOST "OTA" X2

OTA, X2" Principle: Based on built-in memory replication and lower memory retention need for the period of 2x simultaneous images in OTA reprogramming mode

The new image can be written while the SW is fetching (no constraint)



The active SW image is always seen (read) at the same address



SW image switch is an atomic operation





Logical is not reduced (except for the spare buffer)




HW complexity












Security & HSM



Security in STM Automotive Products 30






Common Security (But Wrong...) Assumption 31

Security = HSM






ST MCU Security Concepts






SPC58xB/xC/xG/xN/xH



Tomorrow

HW-protected path











Automotive Security STELLAR MCUs Built-in Security

SR6 Family 28nm

HSM₂

- Public Key / Asymetric HW cryptography
 Enhanced performance from z0h @ 100MHz to Cortex-M4 @ 200MHz
 Increased memory sizes
- Enhanced performance for faster message processing with new mailbox mechanism
- Enhanced Security architecture with more stringent isolation of the security subsystem
- ASILD capability w. AES light concept for e.g. support of ASIL D fast authentication over CAN network (AES Light @ 400MHz)

SPC58 Family 40nm

HSM

- Stronger HW cryptography support and configurability for e.g. hash and asymetric cryptography support
- · Higher protection through life cycle management
- Enhancement with Public Key / Asymetric HW cryptography support on SPC58NH

SPC56 Families

CSE

- Protection against Flash Alteration (secure boot, application code/data)
- Secure applications (e.g. immobilizer) and Secure data (e.g. Mileage) through cryptography and secure key storage/management



EVITAMedium / Full

EVITAMedium

HIS SHE


EVITALow



SPC5 x High Performance Architecture

Answering System Security Requirements

security requirements are managed through fully independent Security Module (HSM) able to fulfill **SHE+ / EVITA medium standards**:



ECU protection is key for future **ECU** MCUs

- Software protection
- Car stealing protection
- Engine tuning protection

Hardware Security Module (HSM):

- Secure storage of encryption/decryption keys in dedicated flash sectors.
- AES 128-bit cryptographic engine, 25MB/s throughput
- Host interface to allow communication and control through status bits and interrupts.
- 2 read only secret keys, unreadable, only manipulated through key index; 8 other user keys
- 1µs latency for AES encryption/decryption
- True Random number generator



SHE – Secure Hardware Extension 36

SHE in nutshell

- BMW and Audi commissioned to Escrypt (part of ETAS) the development of the SHE specification
- The SHE specification only describes the technical parts. Implementation, process or backend are not subject of the specification.
- Version 1.1 published April 2010
- SHE specification is an official specification of HIS (*)









- ST has consolidated know-how in security embedded micro
 - ST make available the SHE based on HW CSE in 2011 SPC56EC (Bolero 3M) microcontroller
 - In 2016 SHE is based on HW HSM SPC58XB/C/G/E/N (Chorus/Eiger/Bernina) microcontrollers.
 - In2018 EVITA FULL on HW eHSM SPC58NH (Chorus 10M) microcontroller



Automotive Security Standard vs MCU

	Full EVITA HSM	Medium EVITA HSM	Light EVITA HSM
Internal RAM	✓	✓	optional
	(e.g. 64 kByte)	(e.g. 64 kByte)	
Internal NVM	✓	optional	
(Non-volatile memory)	(e.g. 512 kByte)	(e.g. 512 kByte)	optional
Symmetric			
Cryptographic Engine	✓	✓	✓
(e.g. AES-128 CCM, GCM f/AE)			
Asymmetric			
Cryptographic Engine			
(e.g. ECC-256-GF(p) NIST FIPS	•		
186-2 prime field)			
Hash engine	✓		
(e.g. Whirlpool)	•		
	✓	✓	
Counters	(e.g. 16 × 64-bit	(e.g. 16×64 -bit	optional
	monotonic counter)	monotonic counter)	
	✓	✓	
Random Number Generator	(e.g. AES-PRNG	(e.g. AES-PRNG	optional
	with TRNG seed)	with TRNG seed)	_
Secure CPU			
(e.g. ARM Cortex-M3 32 bit, 50-	✓	✓	
250 MHz)			
Hardware Interface	✓	✓	✓

ST Microcontroller with HSM on board

SPC58xB/C/G/N

SPC58NH (Chorus 10M)



SPC57/SPC58 - HSM 38


- HSM module implements the EVITA MEDIUM
 - HSM is a protected sub system
 - User program and debug capabilities
- e200Z0 local CPU working at Max 100 MHz
 - Crossbar, with associated MPU
 - Interrupt controller
 - **CMU** (Clock Monitoring Unit)
 - HSM/HOST interface (async dual port register)
- Secure Debugger Interface
- Memory
 - SRAM 40 Kbytes
 - Flash

code: 2 x 64 Kbytes + 1 x 16KBytes


data: 2 x 16 Kbytes

The TRNG embedded in the HSM complies with BSI AIS-31 and US NIST SP800-90B/C





HSM Evolution 39



AES modes:

AES Key sizes:

ECB, CBC, CTR, CMAC,

128, 192, 256 bits


OFB, CFB, GCM, CCM, XTS

SP800-90B compliant

ECC over Gf(p) up to 640 bits

RSA up to 3072

SHA1, SHA224, SHA256, SHA384, SHA512




Chorus10M




AUTOSAR Crypto Support 40

The Crypto Driver module is located in the micro controller abstraction layer and is below the Crypto Interface module and Crypto Service Manager module. It implements a generic interface for synchronous and asynchronous cryptographic primitives. It also supports key storage, key configuration, and key management for cryptographic services.

Autosar 4.3






AUTOSAR Layered View with Crypto Driver Module



HSM SW Platform Architecture 41



Support for asymmetric cryptography (RSA, ECC, PKCS) and HASH algorithms (SHA256)

Chorus10M by HW

SHF+ service set AES ECB, CBC, CMAC: by HW

3rd PARTIES



ProMik Key Programming Solution

- ProMik is offering solutions for different approaches, they have implemented several solutions for different Tier1 and OEMs worldwide.
- ProMik offers on-board programming of flash devices.


Cyber Security solution

ProMik's production Software FlashTask Pro is running on a semi-automated programming station (ProMik's SAP2100-AUTO).


Based on customer specifications the software is fetching keys from a secured server.

These keys are then programmed to the application via JTAG in a bed of needles using our MSP2100Net programmer.

Cyber Security in production







Safety




ST MCUs Safety Concept Evolution





GEN1

90nm - Leopard



GEN2

55nm — SPC57S

55nm — SPC57K

Safety Extend (DMA, INTC, peripherals, ..)

Redundant motor control & supply (SPC574S Sphaero)

Reduced cost of Safety

• e.g. end-to-end ECC instead of full replication

Increased Availability

- end-to-end ECC (correcting)
- Increased failure visibility/identification and reaction configurability for user recovery strategy (e.g. MEMU, enh´d FCCU)

GEN3

28nm – Stellar



Real-time, deterministic virtualization & virtual ECU support

- HW based virtualization (CPU and overall architecture) built around Cortex-R52 new CPU privilege Hypervisor mode
 - Up to 4 Error out channels

Increased configurability (cross domain family)

Increased Availability

(FDSOI, error localization and reaction configurability)



definition of a lead & generic ASILD Arch. certified ASILD by independant assessor





ASIL-D



Yes, we are !!!!

Really? Please, show me.,









Safety Goal 48



Detect a fault and manage it within a constrained time

Ingredients for the safety "cake"



- 1. Safety monitors, checking the correct functionality of certain part of the silicon
- 2. Fault collector, receiving the errors reported by the safety monitors
- 3. Internal and external reactions, driven by the fault collector
- A: Time to cook the "cake" (FTTI: Fault Tolerance Time Interval)? 10 ms for SPC58 family
- B: How many faults can we detected, out of all the possible ones? Dictated by ISO26262 according to ASIL level
- C: Safety monitor functionality coverage? Dictated by ISO26262 according to ASIL level





Safety Infrastructure 49






SPC5x High Performance Architecture

Answering System Safety Requirements

Increasing safety system requirements are managed through state-of-the-art ASIL-D concepts




- True ASIL-D concept relying on HW measures
- Provide necessary HW support to implement the application dependent ASIL-D Concept
- Key pillars of SPC57/58 safety architecture:
 - ASIL-D Development Process in place during product development processes
 - Lockstep on each ASILD processing channel (Cores, DMA, Interrupt Controller)
 - Access protection at all Levels of the Architecture (MPUs, e2e ECC)
 - HW Built-In-Self Test for Memory, Logic and specific IPs
 - Clock, Power, Temp., Debug/Test signal supervisions
 - Fault Collection, Control and Identification




SE00(




Safety HW Concepts 51




Redundancy




MPU



ECC & e2e ECC




NOC Protection














































MCAL Safety Level

Quality Managed

NS.

Safe MCAL SW Deliverables

datory

DEKRA

		_		Delivered to Customer	Delivered to Customer	Delivered to Customer
Work Product	Ψ.	Format 🗋	Nb of instances	for QM MCAL	for ASIL A/B MCAL	for ASIL C/D MCAL
MCAL plugins		.zip	one per product	Х	Х	Х
CDD safety plugin		.zip	one per product			On request
CDD plugins		.zip	one per product	Х	Х	Х
			AND DESCRIPTION OF THE PROPERTY OF THE PROPERT			

On request

On request

On request

On request

Qualification Report

- Static Analysis according to F
- Dynamic Test Coverage
 - Statement
 - Branch
 - MC / DC
- Safety Manual

- User Manual (UM)
- Integration Manual (IM)
- MISRA Reports
- Traceability Matrix

E	Number of Certificate:	ZP/C033/18	

(3) Subject of inspection: Conformity of software development processes for functional safety for automotive according to ISO 26262

Certificate

(4) Manufacturer: STMicroelectronics Srl

(5) Address: Via Remo de Feo 1
Arzano

- (6) The certification body of DEKRA EXAM GmbH certifies that the subject of inspection has been found to comply with the essential requirements pursuant to the standard(s) referred in section 7. The examination and test results are recorded in the test and assessment report 20170323.
- (7) The essential requirements are assured by compliance with the following standard(s):

Chill 4SO 26262:2011 (up to and including ASIL D)

(8) This certificate only indicate to the subject of inspection in accordance with the mentioned standard(s). Further equirements of the ISO 26262 apply to the application and execution of the other process. These are not covered by this certificial.

(9) This certificate is valid until 2021-10-30

DEKRA EXAM GmbH Bochum, 2018-10-31

Certification body

	Х	Х
	Х	Х
On request	Х	Х
X	X	Х
On request	On request	On request

On request

On request

On request

x

On request

On request

On request

x

х

On request

x

Х

On request

ASILB

Eoo

Special services unit

[/////////////////////////////////////	1.2.0.000000000000000000000000000000000	one per produce			
Release Note	.PDF	one per product	Х	Х	
compiler options for doc					Γ
generation	.XML	one per product			
		p p	l .	I .	1



(*) Provived that compiler / Linker options as for QM package and no HFs requested

Safety Solutions in a Nutshell 59








DIA Required

MCAL-SQ(*)

External WDG Voltage Monitoring Error Out monitoring

Hardware









Core Self Test



What you takeaway from ST 32-bit MCU?



Capability





DATA

Routing

HW gateway

Global time

synchronization

data routing


Diversity network interface

Ethernet back-bone

network











FOTA



Interface for external memory

Ultra fast communicate interface

Advanced security features



Security



Isolation Encryption & Decryption

Secure data storage & routing



Functional

Safety

- HW Safety mechanism Safety SW ecosystem
- ail safe architecture
- ault collection and reaction









Lunch G层广场咖啡厅





微信号: 意法半导体Automotive