INTRODUCTION

The purpose of this note is to present how to use the ST7 PWM/BRM for the generation of a 50Hz sinusoidal tunable in average and amplitude. Our application has been done with a ST72511R4.

1 ST7 PWM/BRM GENERATOR

In this part the main PWM/BRM features of the ST7 are pointed out. Please refer to the ST7 datasheet for more details.

The ST7 PWM/BRM includes a 6-bit Pulse Width Modulator (PWM) and a 4-bit Binary Rate Multiplier (BRM) Generator. It allows the digital to analog conversion (DAC) when used with external filtering.

PWM GENERATION

The counter increments continuously, clocked at internal CPU clock. Whenever the 6 least significant bits of the PWM counter overflow, the output level for all active channel (only PWM0 in this application) is set.

When a match occurs between the PWM counter and the PWM binary weight, the corresponding output level is reset. (see Figure 1).

This PWM signal must be filtered with an external RC network selected for the filtering level required.

Dedicated pins for the PWM/BRM are connected to a 1k serial resistor which must be taken into account to calculate the RC filter time.(see Figure 2).

In any case, the RC filter time must be higher than $T_{cpu} \times 64$ (= 8µs here because $f_{cpu}=8$MHz). In this application, no additional external resistor is used; the value of $C_{ext}$ used is 1µF.

The RC filter time is then equal to 1ms (it has to be higher $T_{cpu}$x64).
Figure 1. PWM Generation

Figure 2. Typical PWM Output Filter

BRM GENERATION

The BRM bits allow the addition of a pulse to widen a standard PWM pulse (with duration of $T_{CPU}$) for specific PWM cycles. This has the effect of “fine-tuning” the PWM Duty cycle (without modifying the base duty cycle), thus, with the external filtering, providing additional fine voltage steps (see Figure 3).

The PWM intervals which are added to are specified in the 4-bit BRM register and are encoded as shown in the following table. The BRM values shown may be combined together to provide a summation of the incremental pulse intervals specified (see Figure 4).
Table 1. Bit BRM Added Pulse Intervals (Interval #0 not selected).

<table>
<thead>
<tr>
<th>BRM 4 - Bit Data</th>
<th>Incremental Pulse Intervals</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>none</td>
</tr>
<tr>
<td>0001</td>
<td>i = 8</td>
</tr>
<tr>
<td>0010</td>
<td>i = 4,12</td>
</tr>
<tr>
<td>0100</td>
<td>i = 2,6,10,14</td>
</tr>
<tr>
<td>1000</td>
<td>i = 1,3,5,7,9,11,13,15</td>
</tr>
</tbody>
</table>

Figure 3. BRM pulse addition (PWM > 0)

Figure 4. Precision for PWM/BRM Tuning (after filtering).

![Diagram](image-url)
ST7 PWM/BRM GENERATOR

REGISTER DESCRIPTION
The 10 bits are separated into two data registers:

PULSE BINARY WEIGHT REGISTER

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>POL</td>
<td>P5</td>
<td>P4</td>
<td>P3</td>
<td>P2</td>
<td>P1</td>
<td>P0</td>
</tr>
</tbody>
</table>

Channel 2 Pulse Binary Weight Register (PWM2)
Channel 3 Pulse Binary Weight Register (PWM3)
Bit 7 = Reserved (Forced by hardware to “1”)
Bit 6 = POL Polarity Bit for channel i.
0: The channel i outputs is a “1” level during the binary pulse and a “0” level after.
1: The channel i outputs is a “0” level during the binary pulse and a “1” level after.
Bit 5:0 = P[5:0] PWM Pulse Binary Weight for channel i.
This register contains the binary value of the pulse.

BRM REGISTERS

<table>
<thead>
<tr>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>B7</td>
<td>B6</td>
<td>B5</td>
<td>B4</td>
<td>B3</td>
<td>B2</td>
<td>B1</td>
</tr>
</tbody>
</table>

Channels 3+2 BRM Register (BRM32)
Bit 7:4 = B[7:4] BRM Bits (channel i+1).
Bit 3:0 = B[3:0] BRM Bits (channel i)
This register defining the intervals where an incremental pulse is added to the beginning of the original PWM pulse. Two BRM channel values share the same register.
From the programmer's point of view, the PWM and BRM registers can be regarded as being combined to give one data value.
For example:

1 POL P P P P P + B B B B

Effective (with external RC filtering) DAC value

1 POL P P P P P B B B B
2 A 50HZ SINUSOID

The goal of this application is to generate a 50Hz sinusoïd. The use of the BRM allows us to have a better precision thanks to the sub steps it creates (Vdd/1024).

In this application, there are two ways to obtain these values:

- you can call the function calc() at the beginning of the main program (this function calculates the 64 desired values one time and stores them into a table called value[] in RAM).

- you can also use the table value[] declared in ROM with all the 64 values, calculated before running the application. If you change the amplitude or the offset of the signal, take care to change values into the table (file table.c).

According to the way you choose, you have to include the files function.c and function.h or table.c and table.h (please, refer to the listing of the program: the unchosen way is in comment).

These values are words (16 bit-long). The four least significant bits are put in BRM and the following six bits are put in PWM. Effectively, the biggest value is 3FF (got for cos(0) recentered in [0..1023]), the six upper bits are then unused because at zero.

We use an hardware Watchdog, active just after reset; for this reason, it has to be refreshed every 98ms (or less).

To describe a sinusoïd between 0 and 2π, we used 64 values with steps of 2π/64 radians.

FREQUENCY

To have the desired frequency (50Hz here), a real time base is created using a 16 bit timer output compare interrupt (see AN974). The period is 20ms, and then 625 counts timer (decimal value) are needed (fcpu/4=2MHz, and there are 64 points to describe the sinusoïd). During interrupts, a value is put into the BRM and the PWM registers and the OC1R counter is updated.
**A 50HZ SINUSOID**

Here follows a table giving different values of the counter for different frequencies:

<table>
<thead>
<tr>
<th>f(Hz)</th>
<th>50</th>
<th>60</th>
<th>70</th>
<th>80</th>
<th>90</th>
<th>100</th>
</tr>
</thead>
<tbody>
<tr>
<td>Counter value</td>
<td>625</td>
<td>521</td>
<td>446</td>
<td>391</td>
<td>347</td>
<td>313</td>
</tr>
</tbody>
</table>

**OFFSET AND AMPLITUDE**

The function calc() calculates the sinusoid values with the expression:

\[
\text{Am}\times\cos(X) + \text{offset}
\]

where Am represents the amplitude of the sinusoid and offset the way to change the average value. As the sinusoid has to be between 0 and 1023 (0 and 5 Volts) for an efficient use of the 10 bit DAC \(2^{10}=1024\), initial values for Am and offset in this application are 511 and 512 (to have the maximum amplitude).

These values can be changed but there are the following constraints:

\[
\text{offset} + \text{Am} \leq 1023 \\
\text{offset} - \text{Am} \geq 0
\]
Here follows the flowchart of the main program using the function calc():

3 FLOWCHARTS

Figure 5. Main Program Flowchart

- call calc()
- values calculated?
  - no
  - yes
- interrupt?
  - yes
  - filling of BRM with value[i] and $0F
  - filling of PWM with value[i]>>4 and $3F or $C0
  - counter updated
  - watchdog refreshed
  - no
  - yes
Figure 6. Function Flowchart

value\[k\] = cos\left(\frac{2\pi k}{64}\right)Am + offset

watchdog refreshed every ten calculations

k++
i++

\[i \geq 63\]?

yes

END
4 SOFTWARE

The assembly code given below is for guidance only. For missing label declaration please refer to the register label description of the datasheet or the ST web software library ("map7250 .c" file...).

main.c:
// Include files

#include "map7250.h"    // ST7250 memory and registers mapping
#include "variable.h"   // Define your global variables here
#include "function.h"   // All functions used in the application can be defined
                        // here for a good project management.
//#include "table.h"

void main(void)
{
    PWM2=0x80;                           // Initialization of PWM and BRM registers.
    BRM32=0x00;

    calc();
    // Call of the function calculating the sinusoïd values.
    // This takes a long time, it’s better to use the table values
    // located in ROM (see file table.c).

    asm {
        sim                       // Disable all interrupts.
    }
    TAOC1HR = (delta>>8);             // Load the compare value in OC1R.
    TAOC1LR = delta;
    TACLR = 0;                         // Reset the timer at FFFC.
    TACR1 = 0x41;                     // Timer A in Output Compare with no other interrupt, OLV1 set.
    TACR2 = 0x80;                     // Timer clock=fcpu/4->0.5µs in normal mode with a 16MHz quartz.

    asm {
        rim                       // Enable interrupts.
    }

    while(1)
    {
        WDGCR=0x7F;            // Refresh of the Watchdog (because of the reset every 98ms).
    }

   /*** (c) 1998 STMicroelectronics *************** END OF FILE ***/
SOFTWARE

**itpwmb.c** (interrupt routine)

```c
#include "map7250.h"
#include "variable.h"
#include "lib_bits.h"

#pragma TRAP_PROC SAVE_REGS
/*-----------------------------------------------------------------------------
ROUTINE NAME : tima_rt
INPUT/OUTPUT : None
DESCRIPTION  : timer Interrupt Service Routine
COMMENTS     :
-----------------------------------------------------------------------------*/

void tima_rt(void)
{
    #pragma DATA_SEG _ZEROPAGE
    static unsigned char index=0;
    unsigned int  total;

    #pragma DATA_SEG DEFAULT
    if( ValBit(TASR,6) )  // First step to clear OCF1. Test if the IT is generated by OCF1.
    {
        BRM32 = value[index] & 0xF;  // The four least significant bits are put in the BRM register.
        PWM2=((value[index] >> 4) & 0x3F) | 0x80;  // Bit 7=1 (unused), POL=0.
    }
```
// The six upper bits of the table value are put in PWM0 (counter).
if(index==63) index=0;                      // If it's the end of the table, jump to its begin.

total=(TAOC1HR<<8)+TAOC1LR;       // Total of the counter (16 bits). Second step to clear the
                                    // OCF1 flag.
total+=delta;                     // Update of the counter.
TAOC1HR=(total)>>8;              // Update of TAOC1HR.
TAOC1LR=total;                   // Update of TAOC1LR.

index++;                         // Next value.
}
else
{
 TAOC2LR=0x0;                  // Second step to clear the OCF2 flag.
}

/*** (c) 1998 STMicroelectronics *************** END OF FILE ***/