Introduction

This application note describes the 20 W dimmable CFL ballast solution which can completely replace incandescent lamps in formal dimming systems. The dimmer controlled range is 20% - 100% of full light output without changing the formal triac dimmer.

Compared to the formal CFL solution, this solution not only provides energy savings, but also higher reliability and a much longer operating life.

The solution is based on the high performance ballast driver L6574D, two of the STD4NK50Z Zener protected SuperMESH™ Power MOSFETs, and two of the STTH1L06 turbo 2 ultra fast high voltage rectifiers.

Figure 1. Typical dimmer

Figure 2. Dimming CFL ballast solution
Contents

1 Typical dimming system for incandescent lamps .......................... 4
  1.1 Formal CFL ballast and its disadvantages ............................. 4
  1.2 Proposed solution .................................................. 5

2 Board description ....................................................... 6
  2.1 Application circuit .................................................. 6
  2.2 Dimming function .................................................... 7
  2.3 Principle of the main circuit ........................................ 7
  2.4 Calculations .......................................................... 8

3 Electrical specifications and reference design board ..................... 10
  3.1 Electrical specifications .............................................. 10
  3.2 PCB layout view ....................................................... 10

4 Test results ............................................................. 11

5 Conclusion ............................................................... 14
  5.1 References ............................................................. 14

6 Revision history .......................................................... 16
List of figures

Figure 1. Typical dimmer ................................................................. 1
Figure 2. Dimming CFL ballast solution ........................................... 1
Figure 3. Typical dimming system consisting of incandescent lamp and triac dimmer ................. 4
Figure 4. Block diagram of formal CFL ballast ....................................... 4
Figure 5. The half AC line cycle of sinuous wave and firing angle ......................... 5
Figure 6. Schematic of the reference design board ...................................... 6
Figure 7. Main circuit ................................................................. 7
Figure 8. L1 current per switching period ................................................ 8
Figure 9. L1 current shape ............................................................. 8
Figure 10. PCB top-side view ........................................................... 10
Figure 11. PCB bottom-side view ........................................................ 10
Figure 12. Full load efficiency vs. AC line input .......................................... 11
Figure 13. Triac turn-on time vs. power dissipation to the lamp .......................... 11
Figure 14. AC input voltage and current ............................................... 12
Figure 15. L1 voltage and current ....................................................... 12
Figure 16. Power factor in operating range .............................................. 12
Figure 17. Lamp voltage and current at Ton=9 ms, Vlamp=100 V/div, Ilamp= 200 mA/div ........... 13
Figure 18. Lamp voltage and current at Ton=5 ms, Vlamp=100 V/div, Ilamp= 200 mA/div ........... 13
Figure 19. Lamp voltage and current at Ton=3 ms, Vlamp=100 V/div, Ilamp= 200 mA/div ........... 13
1 Typical dimming system for incandescent lamps

A typical dimming system consists of the lamp(s) and dimmer (Figure 3). The dimmer consists of the triac and a few components, see Figure 1. Dimmers of this type are appropriate for incandescent lamps and are very popular in the market.

Figure 3. Typical dimming system consisting of incandescent lamp and triac dimmer

The triac conducts once it has been triggered and holds latching current. The triac shuts down when the current is less than the holding current. The dimmer works fine with a resistive load. The triac can be triggered at any timing of the sinuous voltage (AC line input), and can be kept in conduction state until reaching zero line voltage. This allows the lamp to be dimmed nearly to 100%.

1.1 Formal CFL ballast and its disadvantages

Since the formal CFL is not a resistive load, the ballast has no power factor correction circuit (PFC). If the incandescent lamp (Tungsten filament light bulb) is replaced by a formal CFL (Compact Florescent Lamp) directly, the CFL cannot fully illuminate and may have intermittent blinking or no light at all. Figure 4 shows the block diagram of a formal CFL.

Figure 4. Block diagram of formal CFL ballast

The formal CFL ballast consists of a rectifier, storage capacitor, ballast driver circuit, half bridge and resonant circuit. The source energy stored only to the storage capacitor from the AC input at the timing nears its peak voltage per half cycle. When the formal CFL ballast is connected to the triac dimmer (see Figure 1), the triac conducts only after having been triggered, that is, when the rectified voltage is higher than the voltage across the storage capacitor. At this extreme moment the capacitor can be charged with the same peak from
the AC input, and the triac is then immediately turned off. It is impossible to adjust the DC voltage across the storage capacitor and then extend triac firing angle less than 90°. However the lamp may continue to flicker and remain unstable if the DC voltage is not well managed.

1.2 Proposed solution

The CFL ballast has been developed based on the L6574D. The lamp power can be dimmed from below 20% up to 100% (full illumination) by adjusting the triac dimmer.

With the implementation of the PFC solution, the lamp power can be adjusted by switching the frequency of the driver circuit that corresponds to the illumination level set by the triac dimmer. The triac can be triggered at every point during the half cycle and conducts continuously until the end of the half cycle (180°). In addition, a circuit detects the firing angle of the triac and adjusts lamp power by adjusting the switching frequency of the half bridge to control lamp power depending on the position of the triac dimmer.

Please note that while the triac dimmer is connected to the capacitive load (CFL), the triac will not be fired if trigger angle is set lower than 50°. Because bus voltage (the voltage across the storage capacitor) falls, the system stops operating at an angle less than 40°. For this reason, the dimmable ballast cannot be operated in full dimming range. A hysteretic range per half AC cycle was turned on at 50° and turned off at 40°. Figure 5 shows us the Gate pulse (trigger) and firing angle per half cycle.

Figure 5. The half AC line cycle of sinuous wave and firing angle
2 Board description

2.1 Application circuit

The reference design board is made according to the schematic shown in Figure 6. It includes an LC filter, bridge rectifier, single stage PFC with high frequency ballast driver and resonant circuit.

Figure 6. Schematic of the reference design board
2.2 Dimming function

The two modes for dimming function are frequency modulation and voltage modulation. In this solution, the dimming function is obtained using two methods: frequency modulation and voltage modulation. When the trigger angle of the triac changes from 0° to 90°, only frequency modulation works. When the angle changes from 90° to 180°, both of them work, and voltage modulation dominates.

Frequency modulation depends on the operational amplifier in L6574D. In Figure 6, R1, R2, R3 and C10 were used to simulate the trigger angle of the triac. When the angle changes from 0° to 180°, the voltage across C10 which is the positive input of the amplifier (Pin 7, here pin number is for L6574D), decreases accordingly. The output (Pin 5) of the amplifier decreases with Pin 7, and the negative input (Pin 6) of the amplifier automatically decreases. The equivalent resistance between Pin 4 and GND of the IC decreases, so the switching frequency increases, hence lamp power decreases. If the angle changes from 180° to 360°, lamp power increases.

Voltage modulation means that the voltage across C1 (see Figure 6) decreases when the firing angle of the triac changes from 90° to 180°. This makes the lamp power decrease.

2.3 Principle of the main circuit

In order to simplify the analysis, the main circuit is shown in Figure 7. There are two independent circuits, power factor correction (PFC) circuit and half bridge resonant circuit. The PFC which is labeled as A (dotted line) consists of Cf1, Cf2, L1, Db1, Db2, S1, S2 and C1. The other one is a half bridge resonant circuit, which is labeled as B (solid line). It consists of C1, S1, S2, Cb, Lr, Cr and the Lamp. S1 and S2, the Power MOSFETs operate complementarily at almost 0.5 duty ratio.

Since the switching frequency was high enough, the voltages across the divider capacitors (Cf1 & Cf2) can be treated as constant during one switching cycle. Thus the voltage across C1 is always higher than the line peak. In Figure 8 per switching cycle shows the model of a four stage current flow through L1.
● Stage 1: \([t_0... t_1]\) charge to \(L_1\). At \(t_0\), \(S_1\) is already turned on and \(S_2\) is off. Assume the current through \(L_1\) (i\(_{L1}\)) is zero, then i\(_{L1}\) increases linearly by the voltage across Cf1, and the current flows through Cf1, Db1, S1 and L1.

● Stage 2: \([t_1... t_2]\) discharging by \(L_1\). At \(t_1\), \(S_1\) is turned off and \(S_2\) is turned on. At the moment i\(_{L1}\) reaches the positive peak that forces Ds2 to turn on, negative voltage (\(V_{c1}-V_{cf1}\)) is applied to \(L_1\), causing i\(_{L1}\) to decrease linearly. The current flows through Cf1, Db1, C1, Ds2 and L1.

● Stage 3: \([t_2... t_3]\) charge to \(L_1\). At \(t_2\), i\(_{L1}\) reaches zero, and i\(_{L1}\) linearly increases to the negative peak by the voltage across Cf2. The current flows through Cf2, L1, S2 and Db2.

● Stage 4: \([t_3... t_4]\) discharging by \(L_1\). At \(t_3\), \(S_1\) is turned on and \(S_2\) is turned off. When i\(_{L1}\) reaches the negative peak that forces Ds1 to turn on, voltage (\(V_{c1}-V_{cf2}\)) is applied to \(L_1\), causing i\(_{L1}\) to decrease linearly. The current flows through Cf2, L1, Ds1, C1 and Db2. At \(t_4\), i\(_{L1}\) reaches zero, where the new switching cycle begins.

The overall current flow shape in \(L_1\) during one half AC line cycle is shown in Figure 9. It is clear that the boost inductor current flows in two directions and the PFC circuit works at boundary conduction mode.

### 2.4 Calculations

From the above analysis, the main parameters of the circuit can be calculated for the application. To design the PFC circuit, the inductor (\(L_1\)) and its peak current (I\(_{pk}\)) are the most important.

For the resonant circuit, \(L_r\) and \(C_r\) are the main parameters. The calculation steps are given as follows:

- **Step 1**: I\(_{pk}\) during one switching cycle is given by,

\[
I_{pk} = \frac{1}{2} \frac{V_{in}}{L_1} \left( \frac{1}{2} T_s - t' \right)
\]

Where \(V_{in}\) is the input voltage after rectifier, \(T_s\) is the period of a switching time, \(t'\) is the discharging time of \(L_1\), and \(V_{c1}\) is the voltage across \(C_1\).
As a consequence of that, we have the following.

**Equation 2**
\[
    t' = \frac{V_{\text{in}}}{4V_{c1}} Ts
\]

**Equation 3**
\[
    I_{pk} = \frac{Ts}{4L1} \cdot \left(1 - \frac{V_{\text{in}}}{2V_{c1}}\right) \cdot V_{\text{in}}
\]
- Step 2: The input ac current (Iac) equals half of the average inductor current due to two divider capacitors, so,

**Equation 4**
\[
    I_{ac} = \left(\frac{1}{2}\frac{iL1}{\text{ave}}\right) = \frac{1}{4} I_{pk} = \frac{Ts}{16L1} \cdot \left(1 - \frac{V_{\text{in}}}{2V_{c1}}\right) \cdot V_{\text{in}}
\]
- Step 3: The input power Pin is determined by,

**Equation 5**
\[
    Pin = \frac{1}{\pi} \int_0^\pi V_{ac} \cdot I_{ac} \theta
\]
Where Vac is the input voltage. With the above three steps, the values of L1 and Ipk can be found if the input/output conditions and switching frequency are given.

- Step 4: For the half bridge resonant circuit, the equivalent resistance of the lamp is given by:

**Equation 6**
\[
    R_{\text{lamp}} = \frac{V_{\text{rms, lamp}}}{I_{\text{rms, lamp}}}
\]
Where V_{rms, lamp} is the rated lamp voltage, I_{rms, lamp} is the rated lamp current. With V_{rms, lamp} and I_{rms, lamp} and the input voltage of the half bridge (Vc1), the results of Lr & Cr are easily obtained.

- Step 5: MOSFET selection. In order to select an adequate MOSFET parameters \(V_{(BRIDSS)}\), \(I_D\) and \(R_{DS(on)}\) are important. The \(V_{(BRIDSS)}\) should be selected according to Vc1 with a certain safe margin. In a compact application, the thermal issue becomes very critical. Thus \(I_D\) and \(R_{DS(on)}\) must be selected with a safe margin also.
3 Electrical specifications and reference design board

3.1 Electrical specifications

The electrical specifications of the reference design board are shown in Table 1.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC input (operating range)</td>
<td>180</td>
<td>220</td>
</tr>
<tr>
<td>Line frequency</td>
<td>~</td>
<td>50</td>
</tr>
<tr>
<td>Load (3U compact florescent lamp)</td>
<td>~</td>
<td>20</td>
</tr>
<tr>
<td>Rated switching frequency (pin14 of L6974D)</td>
<td>~</td>
<td>44</td>
</tr>
<tr>
<td>Minimum dimmable lamp power</td>
<td>~</td>
<td>2.7</td>
</tr>
<tr>
<td>Maximum dimmable lamp power</td>
<td>16.4</td>
<td>16.6</td>
</tr>
<tr>
<td>Lamp power without connection to triac dimmer</td>
<td>19.25</td>
<td>20</td>
</tr>
<tr>
<td>Power factor</td>
<td>0.9</td>
<td>0.92</td>
</tr>
</tbody>
</table>

1. The test under AC input 220 V/50 Hz at room temperature

3.2 PCB layout view

The PCB layout of the board is shown below. Figure 10 shows the PCB top side view and Figure 11 shows the PCB bottom side view.
4 Test results

The evaluation results include the ballast system efficiency and the dimming characteristics and performance of the power factor of the reference design board in addition to more typical waveforms for evaluation boards.

The efficiency at full load in operating input voltage was higher than 80%, see Figure 12.

Figure 12. Full load efficiency vs. AC line input

The triac turn on time per half cycle relates to the power dissipation of the lamp. The system is operating at 220 VAC/50 Hz. Hence the maximum half cycle time is 10 ms. Theoretically, the range of Ton is 10 ms to 0ms corresponding to the firing angle 0° to 180°. But under real conditions the range of Ton is about 9 ms to 2 ms, see Figure 13.

Figure 13. Triac turn-on time vs. power dissipation to the lamp

Figure 14 shows the input voltage and current at maximum turn-on time of the triac. A glitch (circled on the waveform) always exists at each half cycle of the input voltage. A current spike (circled on the waveform) occurs at each half cycle when line voltage reaches the peak. Although it is not good for the power factor, it is suitable for this application as it ensures that the voltage on C1 is not higher than the peak of the input voltage.
Figure 15 shows the voltage and current waveform of the boost inductor L1. The glitch could happen while L1 works in two directions at critical conduction mode. Although the glitch was there, due to the limitation of maximum Ton, the power factor is always higher than 0.8 in operating range. Please refer to Figure 16 below.

Figure 16. Power factor in operating range

The different Ton to triac in the dimming control circuit provides the different power dissipation to the lamp. The figures also show the negative resistance characteristics of the lamp, such as when the lamp current decreases, the voltage increases accordingly. Figure 17, shows us the voltage and current measurement at Ton equal to 9 ms. Figure 18, shows us the voltage and current measurement at Ton equal to 5 ms. Figure 19 shows us the voltage and current measurement at Ton equal to 3 ms.
Figure 17. Lamp voltage and current at $T_{on}=9$ ms, $V_{lamp}=100$ V/div, $I_{lamp}=200$ mA/div

Figure 18. Lamp voltage and current at $T_{on}=5$ ms, $V_{lamp}=100$ V/div, $I_{lamp}=200$ mA/div

Figure 19. Lamp voltage and current at $T_{on}=3$ ms, $V_{lamp}=100$ V/div, $I_{lamp}=200$ mA/div
5 Conclusion

A dimmable CFL solution has been discussed and analyzed. CFLs can completely replace incandescent lamps in dimming systems. With a dimming range of 20%-100%, CFLs are very energy efficient and have a reliable and longer lifetime. The efficiency is above 80% which makes this solution suitable in compact applications.

5.1 References

1. L6574D Datasheet CFL/TL ballast driver preheat and dimming
2. AN993, the application note of electronic ballast with PFC using L6574 and L6561
### Table 2. Bill of material

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Value</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>R1</td>
<td>470 kΩ</td>
<td>0.5 W</td>
</tr>
<tr>
<td>R2</td>
<td>560 Ω</td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td>5.1 kΩ</td>
<td></td>
</tr>
<tr>
<td>R4</td>
<td>10 kΩ</td>
<td></td>
</tr>
<tr>
<td>R5</td>
<td>100 kΩ</td>
<td></td>
</tr>
<tr>
<td>R6</td>
<td>68 kΩ</td>
<td></td>
</tr>
<tr>
<td>R7</td>
<td>68 Ω</td>
<td></td>
</tr>
<tr>
<td>R8</td>
<td>180 kΩ</td>
<td>0.5 W</td>
</tr>
<tr>
<td>R9</td>
<td>2 Ω</td>
<td>0.5 W</td>
</tr>
<tr>
<td>R10</td>
<td>22 Ω</td>
<td></td>
</tr>
<tr>
<td>R11</td>
<td>22 Ω</td>
<td></td>
</tr>
<tr>
<td>R12</td>
<td>75 kΩ</td>
<td></td>
</tr>
<tr>
<td>R14</td>
<td>10 kΩ</td>
<td></td>
</tr>
<tr>
<td>Rin</td>
<td>10 Ω</td>
<td></td>
</tr>
<tr>
<td>C1</td>
<td>10 µF</td>
<td>450 V, Electrolytic</td>
</tr>
<tr>
<td>C2</td>
<td>22 µF</td>
<td>25 V, Electrolytic</td>
</tr>
<tr>
<td>C3</td>
<td>100 nF</td>
<td></td>
</tr>
<tr>
<td>C4</td>
<td>8.2 nF</td>
<td></td>
</tr>
<tr>
<td>C5</td>
<td>100 nF</td>
<td></td>
</tr>
<tr>
<td>C6</td>
<td>680 pF</td>
<td>C3216C0G2J681J, TDK</td>
</tr>
<tr>
<td>C7</td>
<td>100 nF</td>
<td></td>
</tr>
<tr>
<td>C8</td>
<td>150 nF</td>
<td></td>
</tr>
<tr>
<td>C9</td>
<td>27 pF</td>
<td></td>
</tr>
<tr>
<td>C10</td>
<td>22 µF</td>
<td>25 V, Electrolytic</td>
</tr>
<tr>
<td>Cf1, Cf2</td>
<td>33 nF</td>
<td>400 V, CBB</td>
</tr>
<tr>
<td>Cb</td>
<td>100 nF</td>
<td>400 V, CBB</td>
</tr>
<tr>
<td>Cr</td>
<td>5.6 nF</td>
<td>1 kV, ceramic</td>
</tr>
<tr>
<td>Lin</td>
<td>4.7 mH</td>
<td>TSL1112-472JR21, TDK</td>
</tr>
<tr>
<td>L1, Lr</td>
<td>2.8 mH</td>
<td>See Table 3</td>
</tr>
<tr>
<td>D1 – D4</td>
<td>1N4007</td>
<td></td>
</tr>
<tr>
<td>D5 – D6</td>
<td>1N4148</td>
<td></td>
</tr>
<tr>
<td>Db1, Db2</td>
<td>STTH1L06</td>
<td>the turbo 2 ultra fast high voltage rectifiers, STMicroelectronics</td>
</tr>
</tbody>
</table>
Table 2. Bill of material (continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Value</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>ZD1</td>
<td>15V</td>
<td></td>
</tr>
<tr>
<td>Q1, Q2</td>
<td>STD4NK50Z</td>
<td>Zener protected SuperMESH™ Power MOSFET, STMicroelectronics</td>
</tr>
<tr>
<td>IC1</td>
<td>L6574D</td>
<td>high performance ballast driver, STMicroelectronics</td>
</tr>
</tbody>
</table>

Table 3. Specification of inductors - "L1" and "Lr"

<table>
<thead>
<tr>
<th>Key item</th>
<th>Used type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core</td>
<td>PC40EE16-Z or equivalent</td>
</tr>
<tr>
<td>Bobbin</td>
<td>BE16-116CPFR</td>
</tr>
<tr>
<td>Winding</td>
<td>AWG34 * 200 turns</td>
</tr>
<tr>
<td>Air gap</td>
<td>~ 0.3 mm on each leg for the inductance of 2.8 mH</td>
</tr>
</tbody>
</table>

6 Revision history

Table 4. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>08-Oct-2007</td>
<td>1</td>
<td>First release</td>
</tr>
</tbody>
</table>