THE TECHNOLOGY

The technology architecture is based on the vertical DMOS silicon gate process that allows a channel length of 1.5 micron; using a junction isolation technique it has been possible to mix on the same chip Bipolar and CMOS transistors along with the DMOS power components (Fig. 2). Figure 1 shows how this process brings a rapid increase in power IC complexity compared to conventional bipolar technology. In the 70’s class B circuits and DC circuits allowed output power in the range of 70W. By 1980, with the introduction of switching techniques in power ICs, output powers up to 200W were reached; with BCD technology the output power increased up to 400W.

The L497XA series of high current switching regulator ICs exploit Multipower-BCD technology to achieve very high output currents with low power dissipation – up to 10A in the Multiwatt power package and 3.5A in a DIP package.
THE STEP-DOWN CONFIGURATION

Fig. 3 shows the simplified block diagram of the circuit realizing the step-down configuration. This circuit operates as follows: Q1 acts as a switch at the frequency f and the ON and OFF times are suitably controlled by the pulse width modulator circuit. When Q1 is saturated, energy is absorbed from the input which is transferred to the output through L. The emitter voltage of Q1, $V_E$, is $V_i - V_{sat}$ when Q is ON and $-V_F$ (with $V_F$ the forward voltage across the D diode as indicated) when Q1 is OFF. During this second phase the current circulates again through L and D. Consequently a rectangular shaped voltage appears on the emitter of Q1 and this is then filtered by the L-C-D network and converted into a continuous mean value across the capacitor C and therefore across the load. The current through L consists of a continuous component, $I_{LOAD}$, and a triangular-shaped component super-imposed on it, $\Delta I_L$, due to the voltage across L.
Fig. 4 shows the behaviour of the most significant waveforms, in different points of the circuit, which help to understand better the operation of the power section of the switching regulator. For the sake of simplicity, the series resistance of the coil has been neglected. Fig. 2a shows the behaviour of the emitter voltage (which is practically the voltage across the recirculation diode), where the power saturation and the forward VF drop across the diode era taken into account.

The ON and OFF times are established by the following expression:

\[ V_o = (V_i - V_{sat}) \cdot \frac{T_{ON}}{T_{ON} + T_{OFF}} \]

Fig. 4b shows the current across the switching transistor. The current shape is trapezoidal and the operation is in continuous mode. At this stage, the phenomena due to the catch diode, that we consider as dynamically ideal, are neglected. Fig. 4c shows the current circulating in the recirculation diode. The sum of the currents circulating in the power and in the diode is the current circulating in the coil as shown in Fig. 4e. In balanced conditions the \( \Delta I_L^+ \) current increase occurring during \( T_{ON} \) has to be equal to the \( \Delta I_L^- \) decrease occurring during \( T_{OFF} \). The mean value of \( I_L \) corresponds to the charge current. The current ripple is given by the following formula:

\[ \Delta I_L = \frac{(V_i - V_{sat}) - V_o}{L} \cdot T_{ON} = \frac{V_o + V_F}{L} \cdot T_{OFF} \]

It is a good rule to respect to \( I_{OMIN} \geq I_L/2 \) relationship, that implies good operation in continuous mode. When this is not done, the regulator starts operating in discontinuous mode. This operation is still safe but variations of the switching frequency may occur and the output regulation decreases.

Fig. 4d shows the behaviour of the voltage across coil L. In balanced conditions, the mean value of the voltage across the coil is zero. Fig. 4f shows the current flowing through the capacitor, which is the difference between \( I_L \) and \( I_{LOAD} \).

In balanced conditions, the mean current is equal to zero, and \( \Delta I_C = \Delta I_L \). The current \( I_C \) through the capacitor gives rise to the voltage ripple.

This ripple consists of two components: a capacitive component, \( \Delta V_C \), and a resistive component, \( \Delta V_{ESR} \), due to the ESR equivalent series resistance of the capacitor. Fig. 4g shows the capacitive component \( \Delta V_C \) of the voltage ripple, which is the integral of a triangular-shaped current as a function of time. Moreover, it should be observed that \( V_C(t) \) is in quadrature with \( I_C(t) \) and therefore with the voltage \( V_{ESR} \). The quantity of charge \( \Delta Q^+ \) supplied to the capacitor is given by the area enclosed by the ABC triangle in Fig. 4f:
Figure 4. Principal Circuit Waveforms of the figure 1 Circuit.
\[ \Delta Q = \frac{1}{2} \cdot \frac{T}{2} \cdot \frac{\Delta I_L}{2} \]

Which therefore gives:

\[ \Delta V_C = \frac{Q}{C} = \frac{\Delta I_L}{8fC} \]

Fig. 4h shows the voltage ripple \( V_{ESR} \) due to the resistive component of the capacitor. This component is \( V_{ESR} (t) = i_C (t) \times ESR \). Fig. 4i shows the overall ripple \( V_o \), which is the sum of the two previous components. As the frequency increases (> 20kHz), which is required to reduce both the cost and the sizes of \( L \) and \( C \), the \( V_{ESR} \) component becomes dominant. Often it is necessary to use capacitors with greater capacitance (or more capacitors connected in parallel) to limit the value of ESR within the required level.

We will now examine the stepdown configuration in more detail, referring to fig. 1 and taking the behaviour shown in Fig. 4 into account.

Starting from the initial conditions, where \( Q = ON \), \( v_C = V_o \) and \( i_L = i_D = 0 \), using Kirchhoff second principle we may write the following expression:

\[ V_i = v_L + v_C \quad (V_{sat} \text{ is neglected against } V_i) \]

\[ V_i = L \frac{dI_L}{dt} + v_C = L \cdot \frac{dI_L}{dt} + V_o \quad (1) \]

which gives:

\[ \frac{dI_L}{dt} = \frac{(V_i - V_o)}{L} \quad (2) \]

The current through the inductance is given by:

\[ I_L = \frac{(V_i - V_o)}{L} \quad (3) \]

When \( V_i, V_o, \) and \( L \) are constant, \( I_L \) varies linearly with \( t \). Therefore, it follows that:

\[ \Delta I_L = \frac{(V_i - V_o)T_{ON}}{L} \quad (4) \]

When \( Q \) is OFF the current through the coil has reached its maximum value, \( I_{peak} \) and because it cannot vary instantaneously, the voltage across the ased to allow the recirculation of the current through the load.

When \( Q \) switches OFF, the following situation is present:

\[ v_C(t) = V_o, \quad i_L(t) = i_D(t) = I_{peak} \]

And the equation associated to the following loop may be written:

\[ V_F + L \frac{dI_L}{dt} + v_C = 0 \quad (5) \]

where : \( v_C = V_o \)

\[ \frac{dI_L}{dt} = \frac{(V_F + V_o)}{L} \quad (6) \]

It follows therefore that:

\[ i_L(t) = \frac{V_F + V_o}{T} t \quad (7) \]
The negative sign may be interpreted with the fact that the current is now decreasing. Assuming that $V_F$ may be neglected against $V_o$, during the OFF time the following behaviour occurs:

$$I_L = \frac{V_o}{L} t$$

(8)

therefore:

$$\Delta I_L^+ = \frac{V_o}{L} T_{OFF}$$

(9)

But, because $\Delta I_L^+ = \Delta I_L^-$ if follows that:

$$\frac{(V_i - V_o) T_{ON}}{L} = \frac{V_o T_{OFF}}{L}$$

which allows us to calculate $V_o$:

$$V_o = V_i \frac{T_{ON}}{T_{ON} T_{OFF}} = V_i \frac{T_{ON}}{T}$$

(10)

where $T$ is the switching period.

Expression (10) links the output voltage $V_o$ to the input voltage $V_i$ and to the duty cycle. The relationship between the currents is the following:

$$I_{IDC} = I_{oDC} \cdot \frac{T_{ON}}{T}$$

(11)

**EFFICIENCY**

The system efficiency is expressed by the following formula:

$$\eta \% = \frac{P_o}{P_i} \cdot 100$$

where $P_o = V_o I_o$ (with $I_o = I_{LOAD}$) is the output power to the load and $P_i$ is the input power absorbed by the system. $P_i$ is given by $P_o$, plus all the other system losses. The expression of the efficiency becomes therefore the following:

$$\eta = \frac{P_o}{P_o + P_{sat} + P_D + P_L + P_q + P_{sw}}$$

(12)

**DC LOSSES**

$P_{sat}$ : saturation losses of the power transistor $Q$. These losses increase as $V_i$ decreases.

$$P_{sat} = V_{sat} I_o \frac{T_{ON}}{T} + V_{sat} I_o \frac{V_o}{V_i}$$

(13)

where $\frac{T_{ON}}{T} = \frac{V_o}{V_i}$ and $V_{sat}$ is the power transistor saturation at current $I_o$.

$P_D$ : losses due to the recirculation diode. These losses increase as $V_i$ increases, as in this case the ON time of the diode is greater.

$$P_D = V_F I_o \frac{V_i - V_o}{V_i} = V_F I_o \left(1 - \frac{V_o}{V_i}\right)$$

(14)
where $V_F$ is the forward voltage of the recirculation diode at current $I_o$.

$P_L$: losses due to the series resistance $R_S$ of the coil

$$P_L = R_S I_o^2$$  \hspace{1cm} (15)

$P_q$: losses due to the stand-by current and to the power driving current:

$$P_q = V_i I_q$$  \hspace{1cm} (16)

in which $I_q$ is the operating supply current at the operating switching frequency. $I_q$ includes the oscillator current.

**SWITCHING LOSSES**

$P_{sw}$: switching losses of the power transistor:

$$P_{sw} = V_i I_o \frac{t_r + t_f}{2T}$$

The switching losses of the recirculation diode are neglected (which are anyway negligible) as it is assumed that diode is used with recovery time much smaller than the rise time of the power transistor.

We can neglect losses in the coil (it is assumed that $\Delta I_L$ is very small compared to $I_o$) and in the output capacitor, which is assumed to show a low ESR.

**Calculation of the inductance value, L**

Calculation $T_{ON}$ and $T_{OFF}$ through (4) and (9) respectively it follows that:

$$T_{ON} = \frac{\Delta I_L^+ \cdot L}{V_i - V_o} \hspace{1cm} T_{OFF} = \frac{\Delta I_L^- \cdot L}{V_o}$$

But because:

$T_{ON} + T_{OFF} = T$ and $\Delta I_L^+ = \Delta I_L^-$, it follows that:

$$T_{ON} = \frac{\Delta I_L \cdot L}{V_i - V_o} + \frac{\Delta I_L \cdot L}{V_o} = T$$  \hspace{1cm} (17)

Calculating $L$, the previous relation becomes:

$$L = \frac{(V_i - V_o)V_o}{V_i \Delta I_L} T$$  \hspace{1cm} (18)

Fixing the current ripple in the coil required by the design (for instance 30% of $I_o$), and introducing the frequency instead of the period, it follows that:

$$L = \frac{(V_i - V_o)V_o}{V_i \cdot 0.3 \cdot I_o \cdot f}$$

where $L$ is in Henry and $f$ in Hz $V_i \times 0.3 \times I_o \times f$

**Calculation of the output capacitor C**

From the output node in fig. 3 it may be seen that the current through the output capacitor is given by:

$$i_c(t) = I_L(t) - I_o$$
Figure 5. Equivalent Circuit Showing Recirculation when Q1 is Turned Off.

From the behaviour shown in Fig. 4 it may be calculated that the charge current of the output capacitor, within a period, is \( \Delta I_L / 4 \), which is supplied for a time \( T/2 \). It follows therefore that:

\[
\Delta V_C = \frac{\Delta I_L T}{4C} = \frac{\Delta I_L T}{8C} = \frac{\Delta I_L}{8fC} \quad (19)
\]

but, remembering expression (4):

\[
\Delta I_L^+ = \frac{(V_i - V_o) T_{ON}}{L} \quad \text{and} \quad T_{ON} = \frac{V_o}{V_i} T
\]

therefore equation (19) becomes:

\[
\Delta V_C = \frac{(V_i - V_o)V_o}{8V_i f^2 L C}
\]

Finally, calculating \( C \) it follows that:

\[
C = \frac{(V_i - V_o)V_o}{8 V_i \Delta V_C f^2 L} \quad (20)
\]

where:

\( L \) is in Henrys
\( C \) is in Farads
\( f \) is in Hz

Finally, the following expression should be true:

\[
ESR_{\max} = \frac{\Delta V_{Cmax}}{\Delta I_L} \quad (21)
\]

It may happen that to satisfy relation (21) a capacitance value much greater than the value calculated through (20) must be used.

**TRANSIENT RESPONSE**

Sudden variations of the load current give rise to overvoltages and undervoltages on the output voltage. Since \( i_C = C \frac{dv_C}{dt} \) (22), where \( dv_C = \Delta V_o \), the instantaneous variation of the load current \( \Delta I_o \) is supplied during the transient by the output capacitor. During the transient, also current through the coil tends to change its value. Moreover, the following is true:

\[
v_L = L \frac{di_L}{dt} \quad (23)
\]

where \( di_L = \Delta I_o \)

\( v_L = V_i - V_o \) for a load increase

\( v_L = V_o \) for a load decrease
Calculating $dt$ from (22) and (23) and equalizing, it follows that:

$$L \frac{di_L}{dt} = C \frac{dv_C}{i_C}$$

Calculating $dv_C$ and equalizing it to $\Delta V_o$, it follows that:

$$\Delta V_o = \frac{L \Delta I_o^2}{C (V_i - V_o)} \quad \text{(24) for } + \Delta I_o$$

$$\Delta V_o = \frac{L \Delta I_o^2}{C V_o} \quad \text{(25) for } - \Delta I_o$$

From these two expressions the dependence of overshoots and undershoots on the $L$ and $C$ values may be observed. To minimize $\Delta V_o$ it is therefore necessary to reduce the inductance value $L$ and to increase the capacitance value $C$. Should other auxiliary functions be required in the circuit like reset or crowbar protections and very variable loads may be present, it is worthwhile to take special care for minimizing these overshoots, which could cause spurious operation of the crowbar, and the under-shoot, which could trigger the reset function.

**DEVICE DESCRIPTION**

For a better understanding of how the device functions, a description will be given of the principle blocks that compose the device. The block diagram of the device is shown in fig. 6.

**POWER SUPPLY**

The device contains a stabilized regulator ($V_{\text{start}} = 12V$) that provides power to the analogic and digital control blocks as well as the section of the bootstrap. The $V_{\text{start}}$ voltage also powers the blocks that operates the internal reference voltage of 5.1V, with a precision of $\pm 2\%$, necessary for the feedback.

**OSCILLATOR, SYNC. AND VOLTAGE FEED-FORWARD FUNCTIONS**

The oscillator block generates a sawtooth wave signal that sets the switching frequency of the system. This signal, compared with the output voltage of the error amplifier, generates the PWM signal that will then sent to the power output stage. The oscillator also contains the voltage feedforward function that, being completely integrated, does not require additional external components to function. The VFF function operates with supply voltages from 15V to 45V. The $\Delta V/\Delta t$ of the sawtooth is directly proportional to the supply voltage $V_i$.

As $V_i$ increases, the conduction time $(t_{on})$ of the power transistor decreases in such way as to provide to the coil, and therefore to the load, the product $V_{\text{vol}} \times \text{Sec constant}$.

**Figure 6. Block Diagram of the 10A Monolithic Regulator L4970A.**
Fig. 7 shows the duty-cycle varies as a result of the changes in slope of the ramp with the input voltage $V_i$. The output of the error amplifier should not change to maintain the output voltage in regulation. This function allows for the increase of speed in response to the rapid change of the supply voltage and for a greatly reduced output ripple at the mains frequency.

In fact, the slope of the ramp is modulated by the ripple, generally present in the order of several volts on the input of the regulator, particularly when the solution with a mains transformer is used.

Fig. 8 shows the simplified electrical diagram of the oscillator.

A resistor, connected between the Rosc pin and GND, sets the current that is internally reflected in the pin Cosc, in order to charge the external capacitor to which it is connected. The voltage to the Rosc pin is not fixed, but is tied to the instantaneous value of $V_i$; this is needed to achieve the feedforward voltage function, in which the slope of the ramp is directly proportional to the supply voltage. A comparator senses the voltage at the Cosc capacitor. When the voltage reaches the value present at the inverting input of the comparator, the output from the comparator goes high and is sent to the two transistors Q1 and Q2. Q1 is responsible for discharging the external Cosc capacitor with a current of approx. 20mA, while Q2 imposes at the inverted input of the comparator a voltage of 2Vbe (approx. 1.3V) that is the low-threshold of the ramp. Some useful formulas for calculating the various parameters of the oscillator block are:

Figure 8. Oscillator Circuit.
1) Oscillator charge current:

\[ I_{\text{CHARGE}} = \frac{V_i - 9V_{\text{be}}}{R_{\text{osc}}} \]  
(For 15V < Vi < 45V)

2) Oscillator discharge current:

\[ I_{\text{DISCH}} = 20\text{mA} \]

3) Peak voltage ramp:

\[ V_{\text{th-H}} = \frac{V_i - 9V_{\text{be}}}{R_{\text{osc}}} + 2V_{\text{be}} \]

This formula is obtained in the following way: indicating with \( V_e \) the voltage of the emitter of the NPN transistor connected to \( V_{\text{cc}} \), and \( V \) the voltage at the inverted input of the comparator, one has:

\[ V_e = \frac{V_i - V_{\text{be}}}{3} \]  
(a)

\[ V = \left( \frac{V_e - 2V_{\text{be}}}{3R} \right) + 2V_{\text{be}} \]  
(b)

by substituting (a) into (b), one obtains:

\[ V = \left( \frac{V_i - V_{\text{be}}}{3} - \frac{2V_{\text{be}}}{3} \right) + 2V_{\text{be}} = \frac{V_i - 9V_{\text{be}}}{9} + 2V_{\text{be}} \]

4) Valley voltage ramp:

\[ V_{\text{th-L}} = 2V_{\text{be}} \]

5) Switching frequency:

\[ f_{\text{SW}} = \frac{9}{R_{\text{osc}}C_{\text{osc}}} \]

It should be noted that formula (5) does not take into account the discharge time of \( C_{\text{osc}} \) which cannot be neglected when one is working at frequencies equal or higher than 200KHz. The discharge time is also tied to the value of \( C_{\text{osc}} \) itself.

Analytically one has:

\[ f_{\text{SW}} = \frac{1}{R_{\text{osc}}C_{\text{osc}} + \frac{V_{\text{th-H}} - V_{\text{th-L}}}{20\text{mA}} \cdot C_{\text{osc}}} \]

from which is obtained the more closely approximate expression of the oscillator frequency:

\[ f_{\text{SW}} = \frac{1}{\frac{R_{\text{osc}} \cdot C_{\text{osc}}}{9} + \frac{1}{\frac{V_{\text{th-H}} - V_{\text{th-L}}}{20\text{mA}} \cdot C_{\text{osc}}}} \]

During the discharge time of \( C_{\text{osc}} \), a clock pulse is generated internally that is made subsequently available on the Sync. pin and that can be used to synchronize other regulators. (3 devices of the same family maximum). The Sync. pulse generated has a typical range of 4.5V and the current availability is 4.5mA. In general, it is better that the Sync pulse is at least 300-400ns in order to be able to synchronize a range of existing regulators; to obtain this result, values of suggested capacitors, in different test circuits, have
been selected. The typical duration of the synchronizing pulse with the suggested values of $C_{osc}$ are as follows:

### L497X Family (MULTIWATT PACKAGE)

<table>
<thead>
<tr>
<th>$C_{osc}$ (nf) - $R_{osc}$ = 16KΩ</th>
<th>Sync (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.68</td>
<td>140</td>
</tr>
<tr>
<td>1</td>
<td>230</td>
</tr>
<tr>
<td>1.2</td>
<td>270</td>
</tr>
<tr>
<td>1.5</td>
<td>330</td>
</tr>
<tr>
<td>2.2</td>
<td>450</td>
</tr>
<tr>
<td>3.3</td>
<td>680</td>
</tr>
<tr>
<td>4.7</td>
<td>1100</td>
</tr>
</tbody>
</table>

### L497X Family (POWERDIP PACKAGE)

<table>
<thead>
<tr>
<th>$C_{osc}$ (nf) - $R_{osc}$ = 30KΩ</th>
<th>Sync (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.2</td>
<td>230</td>
</tr>
<tr>
<td>1.5</td>
<td>280</td>
</tr>
<tr>
<td>2.2</td>
<td>420</td>
</tr>
<tr>
<td>3.3</td>
<td>600</td>
</tr>
<tr>
<td>4.7</td>
<td>900</td>
</tr>
</tbody>
</table>

Obviously, synchronize pulses of excessive duration can greatly reduce the max duty-cycle and produce distortions in the sawtooth of the synchronized regulator working as slave.

**P.W.M.**

Comparing the sawtooth signal generated by the oscillator and the output of the error amplifier, generates the PWM signal which is sent to the driver of the output power stage. The PWM signal, in the path towards the output stage, also encounters a latch block to prevent other pulses from being sent at same period to the output, possibly damaging the power stage. In the PWM block, a duty-cycle limiter has also been introduced. Such a limiter is obtained by taking advantage of the synchronizing pulse generated, the power output stage is inhibited. Even if the error amplifier gives a large signal to the peak of the ramp, the power stage will not be able to operate in DC, but will be switched off at each clock pulse. The max. obtainable duty-cycle is higher than 90%; this, however depends on the working frequency and the value of $C_{osc}$.

Using the formulas 6) and 7) a precise calculation can be done.

**SOFT START**

The Soft Start function is essential for a correct startup of the device and for an output voltage that, at the switch on, increases in a monotonous mode without dangerous output overvoltages and without over-stress for the power stage.

Soft Start operates at the startup of the system and after an intervention of the thermal protection. Fig. 9 shows the simplified diagram of the startup functions. The function is carried out by means of an external capacitor connected to the Soft Start pin, which is charged with a constant current of about 100µA to a value of around 7V. During the charging time, the output of the error transcon-ductance amplifier, because of $Q_1$, is forced to increase at the same rising edge time of the external softstart capacitor $C_{ss}$. 
The PWM signal begins to be generated as soon as the output voltage of the error amplifier crosses the ramp; at this point the output stage begins to commutate, slowly increasing its ON time (see fig. 10).

The charge of the Css capacitor, as already mentioned, begins each time the device is supplied with power and after which an anomalous condition is created, as the intervention of thermal protection or of the undervoltage lockout.

CALCULATING THE DUTY-CYCLE AND SOFT-START TIME

Let us suppose that the discharge time of the oscillator capacitor, Cosc, is neglected. This is an approx. valid for switching frequencies up to 200KHz. Let us indicate with Vr the output voltage of the error amplifier, and with Vc the voltage of the oscillator ramp.
The PWM comparator block commutates when \( V_r = V_c \). Therefore:

\[
8) \quad V_r = V_c = \frac{V_{pp}}{T} \cdot t = \frac{V_i - 9V_{be}}{9 \cdot T} \cdot t
\]

from which is obtained

\[
9) \quad t = \frac{V_r \cdot T \cdot (V_i - 9V_{be})}{9}
\]

The time \( t \) obtained from this equation is equal to the ON time of the power transistor. The corresponding duty-cycle is given by:

\[
10) \quad D = \frac{t_{on}}{T} = \frac{V_r \cdot T \cdot (V_i - 9V_{be})}{9T} = \frac{V_r \cdot (V_i - 9V_{be})}{9} = \frac{V_o}{V_i}
\]

Consequently, after leaving the discharged capacitor of Soft Start, the output of the regulator will reach its value when the voltage across the \( C_{ss} \) capacitor, charged with constant current, has reached the value \( V_r - 0.5V \).

The time necessary in order that the output rises from zero to the nominal value is given by:

\[
11) \quad t_{\text{start-up}} = C_{ss} \cdot \frac{(V_r - 0.5V)}{I_{ss}}
\]

in which \( C_{ss} \) is the Soft Start capacitor and \( I_{ss} \) the Soft Start current. Considering Soft Start time as \( t_{ss} \), the required time for the Soft Start capacitor to change itself approx from \((2V_{be} - 0.5V) = (1.2V - 0.5V)\) to \( V_r - 0.5V \), is:

\[
12) \quad t_{ss} = C_{ss} \cdot \frac{(V_r - 1.2V)}{I_{ss}}
\]

By taking \( V_r \) from (10):

\[
13) \quad V_r = \frac{V_o}{V_i} \cdot \frac{9}{V_i - 9V_{be}}
\]

and substituting it in (12), we obtain:

\[
14) \quad t_{ss} = \frac{C_{ss} \left( \frac{V_o}{V_i} \cdot \frac{9}{V_i - 9V_{be}} - 1.2 \right)}{I_{ss}}
\]

**UNDERVOLTAGE LOCKOUT**

The device contains the protection block of under-voltage lockout which keeps the power stage turned-off as long as the supply voltage does not reach at least 12V. At this point the device starts up with Soft Start.

The function of undervoltage is also provided with an hysteresis of 1V to make it better immune to the ripple present on the supply voltage.

**ERROR AMPLIFIER**

The error amplifier is a transconductance type and deliver an output current proportional to the voltage imbalance of the two inputs. The simplified diagram is presented in fig 12. The principal characteristics of this uncompensated operational amplifier are the following: \( G_m = 4m\text{A/V}, R_o = 2.5\text{Mohm}, A_v = 80\text{dB}, I_{source-sink} = 200\mu\text{A}, \text{Input Bias Current} = 0.3\mu\text{A} \). The frequency response of the op. amp. is given in fig. 13.

Ignoring the high frequency response and hypothesizing that the second pole is below the 0 dB axis in the all the conditions of loop compensation, it is possible to make a first approximation with the equivalent circuit of fig. 14.
The error amplifier can be easily compensated thanks to the high output impedance (see fig. 14) The resulting transfer function is as in the following:

\[
Av(s) = G_m \cdot \frac{R_c}{1 + sR_oC_o} \quad \text{where } C_o = 3\text{pF}
\]

The error amplifier can be easily compensated thanks to the high output impedance (see fig. 14) The resulting transfer function is as in the following:

\[
Av(s) = G_m \cdot \frac{R_0 \cdot (1 + sR_cC_o)}{s^2 R_oC_oR_cC_o + s(R_oC_o + R_oC_c + R_cC_c) + 1}
\]
Figure 15. Compensation network of the error amplifier

The Bode diagram is shown in fig.16.

Figure 16. Bode plot showing gain and phase of compensated error amplifier

The compensation circuit introduces a pole at low frequency and a zero that is generally calculated to be put in the proximity of the resonance frequency of the output LC filter.

The second pole at high frequency generally falls in a zone of no interest (for the system stability, one must consider the zero introduced by ESR characteristic of the output capacitor. Not all the designers agree on this solution).

If necessary, however, one can turn to more sophisticated compensation circuitry. An example is shown in fig. 17.

Figure 17. One pole, two zero compensation network

Such a circuit introduces a pole at low-frequency and two zeros.

\[ Z_1 = \frac{1}{2\pi R_1 C_1} \quad Z_2 = \frac{1}{2\pi R_2 C_2} \]
It must be remembered, however, that because of the high output impedance of the error amplifier, a second pole is also present:

\[ P_2 = \frac{G_m}{2\pi C_1} \]

We normally suggest a high value for \( R_1 \) to reduce the value of the capacitor \( C_1 \) and allocate the pole \( P_2 \) at the highest possible frequency. The essential limitation to the max value of \( R_1 \) is the offset introduced by the input bias current of the error amplifier. In the case of output voltage regulated higher than 5.1V, an external divider should be introduced. It’s than possible to introduce a second zero using the following network:

**Figure 18. Compensation network for output voltages higher than 5.1V**

Two zeros and two poles are introduced:

\[ Z_1 = \frac{1}{2\pi R_o C_c} \quad Z_2 = \frac{1}{2\pi R_1 C_1} \]

\[ P_1 = \frac{1}{2\pi R_o C_c} \quad P_2 = \frac{1}{2\pi R_x C_1} \]

Where \( R_x = \frac{R_1 \cdot R_2}{R_1 + R_2} \)

**APPLICATION EXAMPLE**

Consider the block diagram of fig. 19, representing the internal control loop section, with the application values:

\( F_{\text{switch}} = 200\text{KHz}, \ L = 100\mu\text{H}, \ C = 1000\mu\text{F}, \ P_o = 50\text{W}, \ V_o = 5.1\text{V}, \ I_o = 10\text{A} \) and \( F_0 = 500\text{Hz} \). \( G_{\text{loop}} = \text{PWM } \times \text{ Filter} \)

**Figure 19. Block diagram used in stability calculation**
Figure 20. Frequency behaviour of the circuit of fig. 19

The system requires that DC gain is maximum to achieve good accuracy and line rejection. Beyond this a bandwidth of some KHz is usually required for a good load transient response. The error amplifier transfer function must guarantee the above constraint. A compensation network that could be used is shown in fig. 21.

\[ A(s) = \frac{(1 + sR1C1)(1 + sR2C2)}{sR1C1 \left(1 + s \frac{C1}{Gm}\right)} \]

Figure 21. Compensation network.

Figure 22. Bode plot of the regulation loop with the compensation network of fig. 21.
The criterium is to define \( Z_1, Z_2 \) close to the resonant pole of the output LC filter. The \( \text{Gm}/2\Pi C_1 \) pole must be placed at a frequency at which open loop gain is below 0dB axis (fig. 22).

**CURRENT LIMITING**

A complete regulation system will be equipped with a good current limiter able to protect from load breaking and operator error controls. The current limiting function is totally integrated and does not require any external component. The output current is sensed by an internal low-value resistor, in series with the drain of the DMOS vertical power transistor. A precision current limitation of \( \pm 10\% \) relative at the peak current is guaranteed. During overcurrent situation the pulse by pulse current limitation produce an output stage switching frequency reduction. The block diagram of the current limiting is shown in fig. 23.

**Figure 23. Current protection circuit.**

In overcurrent situation the comparator send a signal at the flip-flop set input, an inhibit pulse is immediately generated from it and sented at the output stage switching off the power mos. A reset pulse input is generated from an 40KHz internal oscillator. After the first reset pulse the control loop will start to regulate the system an the output current will increase following the principal oscillator frequency. If overcurrent condition is still present the current limiting will be activate again.

This type of current limiting ensure a constant output current in overload or short circuit condition and allow a good reliability at high frequency (500KHz) reducing the problems relative at the internal signal delay through the protection blocks. The inductor current in overload condition in shown in fig. 24.

**Figure 24. Overload inductance current.**
The 40KHz internal oscillator is synchronized with the principal one. If the system work with a oscillator tracks the principal oscillator frequency. In this way the switching frequency will not increase in overload situation.

A particular care has to be taken in the inductor value in order to avoid problems during overload or short circuit conditions. A critical situation is present with high switching frequency, (more than 200KHz) where a small inductor value is used and with high capacitive load.

In order to return in nominal condition after a short circuit the inductor ripple at 40KHz with the nominal output voltage and current has to be lower than the current limitation value.

Example
Let us consider L4970A, 10A. (the same approach can be used for all the family).

The inductor ripple current is given by the following formula:

\[
\Delta I_L = \frac{(V_i - V_o) \cdot V_o}{V_i \cdot f_{sw} \cdot L}
\]

where \( f_{sw} = 40\text{kHz} \pm 10\%

In order to get the maximum inductor ripple current, the previous formula becomes:

\[
\Delta I_L = \frac{(V_{i_{\text{max}}} - V_{o_{\text{max}}}) \cdot V_{o_{\text{max}}}}{V_{i_{\text{max}}} \cdot f_{sw_{\text{min}}} \cdot L}
\]

The current limitation for L4970A will start to work at 13A. therefore:

\[
I_{\text{lim min}} > I_{\text{nom}} + \frac{\Delta I_L}{2}
\]

where \( I_{\text{nom}} = 10A \) for L4970A.

POWER FAIL-RESET CIRCUIT
The L4970A include a voltage sensing circuit that may be used to generate a power on power off reset signal for a microprocessor system. The circuit senses the input supply voltage and the output generated voltage and will generate the required reset signal only when both the sensed voltages have reached the required value for correct system operation. The Reset signal is generated after a delay time programmable by an external capacitor on the delay pin. Fig 25 shows the circuit implementation of Reset circuit. The supply voltage is sensed on an external pin, for programmability of the threshold, by a first comparator. The second comparator has the reference threshold set at slightly less the ref. voltage for the regulation circuit and the other input connected internally at the feedback point on the regulated voltage. When both the supply voltage and the regulated voltage are in the correct range, transistor Q1 turns off and allows the current generator to charge the delay capacitor discharges completely before initialization of a new Reset cycle. The output gate assures immediate take of reset signal without waiting for complete discharge of delay capacitor. Reset output is an open collector transistor capable of sinking 20mA at 200mV voltage. Fig 26 shows reset waveforms.
Figure 25. Power fail and reset circuit.

Figure 26. Reset and power fail and reset circuit.

Figure 27. Power stage circuit.
POWER STAGE
The simplified diagram of the output stage is shown in the fig. 27.
The power stage and the circuit connected with it are by far the most important and critical components when one wants to obtain good performance at high switching frequency.
The power transistor must have excellent characteristics from the point of view of both the switching speed and the robustness.
The transistor DMOS, with its intrinsic characteristics of elevated speed, no second breakdown phenomenon and easy driving proves to be particularly suitable for this type of application that normally works at high frequency.
For a properly driving of the DMOS gate it is necessary to use an external bootstrap capacitor. When the voltage $V_s$ is low the Cboot capacitor is charged through the internal diode $D_1$, at the value of voltage equal to that of $V_{start}$, which is about 12V; the next step oversees that $Q_3$ is turned off, $Q_2$ is driven in gate by $Q_1$ so that $Q_1$ can go in saturation, and its source can go up rise towards $V_i$.
Cboot maintains its charge and guarantees a voltage equal $V_i+12V$ at the gate of $Q_7$, so that can enter into region of low resistance.
At this point the diode $D_1$ turns on to be inversely polarized, disconnecting the 12V section from that of the driving power stage.
When $Q_2$ is ON the driven current of the power stage requires from the bootstrap capacitor a typical current of 400μA.
When $Q_2$ is Off a current of 2.5mA is required to maintain $Q_2$ in that state. This current however is not delivered from the bootstrap capacitor, but rather from the internal regulator of 12V, while the output current flowing in the freewheeling diode. The circuit described is capable of obtaining commutation, rise and fall time, a typical value of 50ns.
In principle, it would have been feasible to reduce furthermore the commutation time whitout any reliability problems.
This was not believed to be advantageous since it would not have been of any benefit if one thinks of the $\text{trr}$ time of the catch diode (with trise of 50ns also the Schottky diodes begin to show limitations) and of the consequent increase of different disturbances caused bt too hily elevated $dI/dt$. The following table shows the main features of the DMOS transistor.

Figure 28. Gate-charge curve for the power

<table>
<thead>
<tr>
<th>$B_{VDS}$ &gt; 60V</th>
<th>at $I_D = 1mA$</th>
<th>$V_{GS} = 0V$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$R_{DS(on)} = 100,\Omega$</td>
<td>at $I_D = 10A$</td>
<td>$T_j = 25^\circ\text{C}$</td>
</tr>
<tr>
<td>$R_{DS(on)} = 150,\Omega$</td>
<td>at $I_D = 10A$</td>
<td>$T_j = 150^\circ\text{C}$</td>
</tr>
<tr>
<td>$V_{TH} = 3V$</td>
<td>at $I_D = 1mA$</td>
<td></td>
</tr>
</tbody>
</table>
THERMAL SHUTDOWN
The thermal protection intervenes when the junction temperature reaches 150°C; it intervenes directly on the output stage turning it off quickly and in the meantime discharging the soft start capacitor.
The reference voltage and the oscillator will continue to work regularly.
The thermal shutdown has a hysteresis, after its intervention, it is necessary to wait for the junction temperature to lower around 30°C before the device will begin to work properly again.
The device restart to work by using the soft start function.

Table 2. High Current Switching Regulator ICs.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>L4970A</th>
<th>L4977A</th>
<th>L4975A</th>
<th>L4974A</th>
<th>L4972A</th>
<th>L4972AD Surf. Mount.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Max. Input Operating Voltage</td>
<td>50V</td>
<td>50V</td>
<td>50V</td>
<td>50V</td>
<td>50V</td>
<td>50V</td>
</tr>
<tr>
<td>Output Voltage Range</td>
<td>5.1V (±2%) to 40V</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max. Output Current</td>
<td>10A</td>
<td>7A</td>
<td>5A</td>
<td>3.5A</td>
<td>2A</td>
<td>2A</td>
</tr>
<tr>
<td>Power Switch RDSON at 25°C</td>
<td>0.13Ω typ.</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Switching Mode Control System</td>
<td>Continuous Mode, Direct Duty Cycle Control with Voltage Feed-Forward</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max. Switching Freq.</td>
<td>500KHz</td>
<td>500KHz</td>
<td>500KHz</td>
<td>200KHz</td>
<td>200KHz</td>
<td>200KHz</td>
</tr>
<tr>
<td>Efficiency</td>
<td>10A</td>
<td>7A</td>
<td>5A</td>
<td>3.5A</td>
<td>2A</td>
<td>2A</td>
</tr>
<tr>
<td>VINPUT = 35V</td>
<td>80%</td>
<td>80%</td>
<td>85%</td>
<td>85%</td>
<td>85%</td>
<td>85%</td>
</tr>
<tr>
<td>VOUT = 5.1V</td>
<td>at 200KHz</td>
<td>at 200KHz</td>
<td>at 200KHz</td>
<td>at 100KHz</td>
<td>at 100KHz</td>
<td>at 100KHz</td>
</tr>
<tr>
<td>Current Limiting</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Soft Start</td>
<td>Yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reset and Power Fail</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Synch</td>
<td>Yes</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Crowbar</td>
<td>No</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Package</td>
<td>Multiwatt15</td>
<td>Multiwatt15</td>
<td>Multiwatt15</td>
<td>Powerdip</td>
<td>Powerdip</td>
<td>SO20L</td>
</tr>
<tr>
<td>Max. Rth j-case (pin)</td>
<td>1°C/W</td>
<td>1°C/W</td>
<td>1°C/W</td>
<td>12°C/W</td>
<td>6°C/W</td>
<td>6°C/W</td>
</tr>
<tr>
<td>Rth j-amb</td>
<td>35°C/W</td>
<td>35°C/W</td>
<td>35°C/W</td>
<td>60°C/W</td>
<td>60°C/W</td>
<td>80°C/W</td>
</tr>
</tbody>
</table>

APPLICATIONS
Even though the regulators of the L4970A family has been designed to work only in step down configuration we will see next how these regulators can be use in large range of applications. In same cases the L4970A device will be used as an example for the entire family assembled in Multiwatt package and the L4974A will be used for the types in powerdip package.
Anyway the suggested applications can be extended to any other device of the family by adjusting if necessary the external components using the given equation for the calculation.

Typical Application
The Fig. 29 shows the electrical diagram of the typical application, complete with all the auxiliary functions. The same application suggested in the data sheet as test circuit and is the same used for the final dynamic test. All our devices are 100% tested both in static and dynamic conditions.
Included in the dynamic test are obviously the external components: the coil, catch diode and output capacitor which have been defined for all regulators.
Shown below are the electrical diagrams of 5 devices that compose the family of this regulator complete
with the value of the external components and with the relative PCB layout.

Output voltages higher than 5.1V are possible using an output resistive divider. For \( V_o > 24V \), for safety reasons it must be avoided the zero load condition. In the application with high current, connected to the output divider are added two other resistances that permit the separation of sensing and forcing, in such way as to compensate the fall of voltage on the connecting cables between the output and the load.

Connecting directly the output to the feedback pin a 5.1V ±2% is obtained. The following table can be help for a rapid calculation of a resistor divider to obtain some of the most standard output voltage.

**Figure 29. L4970A Typical Application Circuit.**

**Figure 30. Test and Evaluation Board Circuit**

**TYPICAL PERFORMANCES** (using evaluation board):

- \( n = 83\% \) \( (V_i = 35V; V_o = V_{REF}; I_o = 10A; f_{SW} = 200KHz) \)
- \( V_o\text{ RIPPLE} = 30mV \) (at 10A) with output filter capacitor ESR ≤ 60mΩ
- Line regulation = 5mV \( (V_i = 15 \text{ to } 50V) \)
- Load regulation = 15mV \( (I_o = 2 \text{ to } 10A) \)

For component values, refer to test circuit part list.
PARTS LIST

R1 = 30KΩ
* C1, C2 = 3300µF 63V L EYF (ROE)
R2 = 10KΩ
C3, C4, C5, C6 = 2.2µF
R3 = 15KΩ
C7 = 390pF Film
R4 = 16KΩ
C8 = 22nF MKT 1817 (ERO)
R5 = 22Ω 0,5W
R6 = 4K7
C9 = 2.2nF KP1830
R7 = 10Ω
C10 = 220nF MKT
R8 = see tab. A
C11 = 2.2nF MP1830
R9 = OPTION
**C12, C13, C14 = 220µF 40VL EKR
R10 = 4K7
C15 = 1µF Film
R11 = 10Ω
D1 = MBR 1560CT (or 16A/60V or equivalent)
L1 = 40µH
Core 58071 MAGNETICS 27 TURNS Ø 1,3mm (AWG 16) COGEMA 949178

* 2 capacitors in parallel to increase input RMS current capability
** 3 capacitors in parallel to reduce total output ESR

Table A

<table>
<thead>
<tr>
<th>V0</th>
<th>R10</th>
<th>R8</th>
</tr>
</thead>
<tbody>
<tr>
<td>12V</td>
<td>4.7KΩ</td>
<td>6.2KΩ</td>
</tr>
<tr>
<td>15V</td>
<td>4.7KΩ</td>
<td>9.1KΩ</td>
</tr>
<tr>
<td>18V</td>
<td>4.7KΩ</td>
<td>12KΩ</td>
</tr>
<tr>
<td>24V</td>
<td>4.7KΩ</td>
<td>18KΩ</td>
</tr>
</tbody>
</table>

Table B
SUGGESTED BOOTSTRAP CAPACITORS

<table>
<thead>
<tr>
<th>Operating Frequency</th>
<th>Bootstrap Cap.c10</th>
</tr>
</thead>
<tbody>
<tr>
<td>f = 20KHz</td>
<td>≥680nF</td>
</tr>
<tr>
<td>f = 50KHz</td>
<td>≥470nF</td>
</tr>
<tr>
<td>f = 100KHz</td>
<td>≥330nF</td>
</tr>
<tr>
<td>f = 200KHz</td>
<td>≥220nF</td>
</tr>
<tr>
<td>f = 500KHz</td>
<td>≥100nF</td>
</tr>
</tbody>
</table>
Figure 31. P.C. Board (component side) and Components Layout of the Circuit of Fig. 30.

Figure 32. P.C. Board (back side) and Components Layout of the Circuit of Fig. 30.
Figure 33. Test and Evaluation Board Circuit.

TYPICAL PERFORMANCES (using evaluation board):

\( n = 83\% \) (\( V_i = 35\text{V} ; V_o = V_{\text{REF}} ; I_o = 2\text{A} ; f_{\text{SW}} = 100\text{KHz} \)); \( V_o \text{ RIPPLE} = 30\text{mV} \) (at 1A); Line regulation = 12mV (\( V_i = 15 \) to 50V); Load regulation = 7mV (\( I_o = 0.5 \) to 2A); for component values Refer to the fig. 32 (Part list).

PARTS LIST

| R1 | 30KΩ          | C3, C4, C5, C6 = 2.2\(\mu\)F 50V |
| R2 | 10KΩ          | C7 = 390pF Film                   |
| R3 | 15KΩ          | C8 = 22nF MKT 1837 (ERO)          |
| R4 | 30KΩ          | C9 = 2.7nF KP1830 (ERO)           |
| R5 | 22Ω           | C10 = 0.33\(\mu\)F Film          |
| R6 | 4K7           | C11 = 1nF                         |
| R7 | see tab. A    | **C12, C13, C14 = 100\(\mu\)F 40VL EKR (ROE) |
| R8 | OPTION        | C15 = 1\(\mu\)F Film             |
| *  | C1, C2 = 1000\(\mu\)F 63V EYF (ROE) | D1 = SB 560 (or equivalent)       |
| ** | C12, C13, C14 = 100\(\mu\)F 40VL EKR (ROE) |

L1 = 150\(\mu\)H core 58310 MAGNETICS 45 TURNS 0.91mm (AWG 16) COGEMA 949181

Table A

<table>
<thead>
<tr>
<th>V0</th>
<th>R10</th>
<th>R8</th>
</tr>
</thead>
<tbody>
<tr>
<td>12V</td>
<td>4.7KΩ</td>
<td>6.2KΩ</td>
</tr>
<tr>
<td>15V</td>
<td>4.7KΩ</td>
<td>9.1KΩ</td>
</tr>
<tr>
<td>18V</td>
<td>4.7KΩ</td>
<td>12KΩ</td>
</tr>
<tr>
<td>24V</td>
<td>4.7KΩ</td>
<td>18KΩ</td>
</tr>
</tbody>
</table>

Note: In the Test and Application Circuit for L4972D are not mounted C2, C14 and R8.

Table B - SUGGESTED BOOTSTRAP CAPACITORS

<table>
<thead>
<tr>
<th>Operating Frequency</th>
<th>Bootstrap Cap.c10</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f = 20\text{KHz} )</td>
<td>( \geq 680nF )</td>
</tr>
<tr>
<td>( f = 50\text{KHz} )</td>
<td>( \geq 470nF )</td>
</tr>
<tr>
<td>( f = 100\text{KHz} )</td>
<td>( \geq 330nF )</td>
</tr>
<tr>
<td>( f = 200\text{KHz} )</td>
<td>( \geq 220nF )</td>
</tr>
<tr>
<td>( f = 500\text{KHz} )</td>
<td>( \geq 100nF )</td>
</tr>
</tbody>
</table>
Figure 34. Component Layout of fig. 33. Evaluation Board

Figure 35. Board and Component Layout of the circuit of fig. 33.
Figure 36. Test and Evaluation Board Circuit.

TYPICAL PERFORMANCES (using evaluation board):
\[ n = 83\% \ (V_i = 35V \ ; \ V_o = V_{\text{REF}} \ ; \ I_o = 3.5A \ ; \ f_{\text{sw}} = 100KHz) \ ; \ V_o \text{ RIPPLE} = 30mV \ (\text{at 1A}) \ ; \text{Line regulation} = 12mV \ (V_i = 15 \text{ to } 50V) \ ; \text{Load regulation} = 7mV \ (I_o = 0.5 \text{ to } 3.5A) \ ; \text{for component values Refer to the fig. 35 (Part list)}.

PARTS LIST

* 2 capacitors in parallel to increase input RMS current capability
** 3 capacitors in parallel to reduce total output ESR

Table A

<table>
<thead>
<tr>
<th>V0</th>
<th>R10</th>
<th>R8</th>
</tr>
</thead>
<tbody>
<tr>
<td>12V</td>
<td>4.7KΩ</td>
<td>6.2KΩ</td>
</tr>
<tr>
<td>15V</td>
<td>4.7KΩ</td>
<td>9.1KΩ</td>
</tr>
<tr>
<td>18V</td>
<td>4.7KΩ</td>
<td>12KΩ</td>
</tr>
<tr>
<td>24V</td>
<td>4.7KΩ</td>
<td>18KΩ</td>
</tr>
</tbody>
</table>

Note: In the Test and Application Circuit for L4974D are not mounted C2, C14 and R8.

Table B - SUGGESTED BOOTSTRAP CAPACITORS

<table>
<thead>
<tr>
<th>Operating Frequency</th>
<th>Bootstrap Cap.c10</th>
</tr>
</thead>
<tbody>
<tr>
<td>f = 20KHz</td>
<td>≥680nF</td>
</tr>
<tr>
<td>f = 50KHz</td>
<td>≥470nF</td>
</tr>
<tr>
<td>f = 100KHz</td>
<td>≥330nF</td>
</tr>
<tr>
<td>f = 200KHz</td>
<td>≥220nF</td>
</tr>
<tr>
<td>f = 500KHz</td>
<td>≥100nF</td>
</tr>
</tbody>
</table>
Figure 37. Component Layout of fig. 36. Evaluation Board

Figure 38. Board and Component Layout of the circuit of fig. 36.
TYPICAL PERFORMANCES (using evaluation board):

\[ n = 83\% \ (V_i = 35\text{V} \ ; \ V_o = V_{\text{REF}} \ ; \ I_o = 5\text{A} \ ; \ f_{SW} = 200\text{KHz}) \ ; \ V_o \text{ RIPPLE} = 30\text{mV} \ (\text{at 10A}) \] with output filter capacitor ESR \leq 60\Omega; Line regulation = 5mV (\(V_i = 15 \text{ to 50V}\)); Load regulation = 15mV (\(I_o = 2 \text{ to 5A}\));

For component values, refer to test circuit part list.

**PARTS LIST**

* 2 capacitors in parallel to increase input RMS current capability

** 3 capacitors in parallel to reduce total output ESR

---

**Table A**

<table>
<thead>
<tr>
<th>V0</th>
<th>R10</th>
<th>R8</th>
</tr>
</thead>
<tbody>
<tr>
<td>12V</td>
<td>4.7KΩ</td>
<td>6.2KΩ</td>
</tr>
<tr>
<td>15V</td>
<td>4.7KΩ</td>
<td>9.1KΩ</td>
</tr>
<tr>
<td>18V</td>
<td>4.7KΩ</td>
<td>12KΩ</td>
</tr>
<tr>
<td>24V</td>
<td>4.7KΩ</td>
<td>18KΩ</td>
</tr>
</tbody>
</table>

**Table B - SUGGESTED BOOTSTRAP CAPACITORS**

<table>
<thead>
<tr>
<th>Operating Frequency</th>
<th>Bootstrap Cap. c10</th>
</tr>
</thead>
<tbody>
<tr>
<td>f = 20KHz</td>
<td>\geq680nF</td>
</tr>
<tr>
<td>f = 50KHz</td>
<td>\geq470nF</td>
</tr>
<tr>
<td>f = 100KHz</td>
<td>\geq330nF</td>
</tr>
<tr>
<td>f = 200KHz</td>
<td>\geq220nF</td>
</tr>
<tr>
<td>f = 500KHz</td>
<td>\geq100nF</td>
</tr>
</tbody>
</table>
Figure 40. P.C. Board (component side) and Components Layout of the Circuit of Fig. 39.

Figure 41. P.C. Board (back side) and Components Layout of the Circuit of Fig. 39.
Figure 42. Test and Evaluation Board Circuit

TYPICAL PERFORMANCES (using evaluation board):

\[ n = 83\% \text{ (} V_i = 35V; V_o = V_{REF}; I_o = 7A; f_{SW} = 200KHz) \], \( V_o \text{ RIPPLE} = 30\text{mV} \text{ (at 7A)} \) with output filter capacitor ESR \( \leq 60\text{m}\Omega \); Line regulation = 5mV \( (V_i = 15 \text{ to } 50V) \); Load regulation = 15mV \( (I_o = 2 \text{ to } 7A) \); For component values, refer to test circuit part list.

PARTS LIST

<table>
<thead>
<tr>
<th>R1</th>
<th>30KΩ</th>
<th>R11</th>
<th>10Ω</th>
</tr>
</thead>
<tbody>
<tr>
<td>R2</td>
<td>10KΩ</td>
<td>* C1, C2 = 3300µF 63V L EYF (ROE)</td>
<td></td>
</tr>
<tr>
<td>R3</td>
<td>15KΩ</td>
<td>C3, C4, C5, C6 = 2.2µF</td>
<td></td>
</tr>
<tr>
<td>R4</td>
<td>16KΩ</td>
<td>C7 = 390pF Film</td>
<td></td>
</tr>
<tr>
<td>R5</td>
<td>22Ω 0.5W</td>
<td>C8 = 22nF MKT 1817 (ERO)</td>
<td></td>
</tr>
<tr>
<td>R6</td>
<td>4K7</td>
<td>C9 = 2.2nF KP1830</td>
<td></td>
</tr>
<tr>
<td>R7</td>
<td>10Ω</td>
<td>C10 = 220nF MKT</td>
<td></td>
</tr>
<tr>
<td>R8</td>
<td>see tab. A</td>
<td>C11 = 2.2nF MP1830</td>
<td></td>
</tr>
<tr>
<td>R9</td>
<td>OPTION</td>
<td>**C12, C13, C14 = 220µF 40V EKR</td>
<td></td>
</tr>
<tr>
<td>R10</td>
<td>4K7</td>
<td>C15 = 1µF Film</td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td>MBR 1560CT (or 16A/60V or equivalent)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>L1</td>
<td>40µH</td>
<td>core 58071 MAGNETICS 27 TURNS Ø 1,3mm (AWG 16) COGEMA 949178</td>
<td></td>
</tr>
</tbody>
</table>

* 2 capacitors in parallel to increase input RMS current capability

** 3 capacitors in parallel to reduce total output ESR

Table A

<table>
<thead>
<tr>
<th>V0</th>
<th>R10</th>
<th>R8</th>
</tr>
</thead>
<tbody>
<tr>
<td>12V</td>
<td>4.7KΩ</td>
<td>6.2KΩ</td>
</tr>
<tr>
<td>15V</td>
<td>4.7KΩ</td>
<td>9.1KΩ</td>
</tr>
<tr>
<td>18V</td>
<td>4.7KΩ</td>
<td>12KΩ</td>
</tr>
<tr>
<td>24V</td>
<td>4.7KΩ</td>
<td>18KΩ</td>
</tr>
</tbody>
</table>

Table B - SUGGESTED BOOTSTRAP CAPACITORS

<table>
<thead>
<tr>
<th>Operating Frequency</th>
<th>Bootstrap Cap.c10</th>
</tr>
</thead>
<tbody>
<tr>
<td>f = 20KHz</td>
<td>≥680nF</td>
</tr>
<tr>
<td>f = 50KHz</td>
<td>≥470nF</td>
</tr>
<tr>
<td>f = 100KHz</td>
<td>≥330nF</td>
</tr>
<tr>
<td>f = 200KHz</td>
<td>≥220nF</td>
</tr>
<tr>
<td>f = 500KHz</td>
<td>≥100nF</td>
</tr>
</tbody>
</table>
Figure 43. P.C. Board (component side) and Components Layout of the Circuit of Fig. 42.

Figure 44. P.C. Board (back side) and Components Layout of the Circuit of Fig. 42.
Resistors value for standard output voltages.

<table>
<thead>
<tr>
<th>Vo (V)</th>
<th>Rx (kΩ)</th>
<th>Ry (kΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>4.7</td>
<td>6.2</td>
</tr>
<tr>
<td>15</td>
<td>4.7</td>
<td>9.1</td>
</tr>
<tr>
<td>18</td>
<td>4.7</td>
<td>12</td>
</tr>
<tr>
<td>24</td>
<td>4.7</td>
<td>18</td>
</tr>
</tbody>
</table>

Rx corresponds to R9 for L4974A and L4972A Ry corresponds to R10 for L4970A, L4977A and L4975A
Rx corresponds to R7 for L4974A and L4972A Ry corresponds to R8 for L4970A, L4977A and L4975A

The suggested switching frequency, and used in the dynamic tests, is 200KHz for the Multiwatt® package (MW) and 100KHz for the powerdip plastic package (PDIP). The maximum switching frequency allowed is 500KHz.

For the types in plastic package (Powerdip), the lower switching frequency suggested is only depended by the minor dissipating power of a plastic package versus a "power package" because it is well known that switching losses are directly proportional to the commutation frequency. Higher switching frequencies are possible if limited output current is required and the operating ambient temperature are lower than 70°C. Infact the oscillator of the devices assembled in dual in line is completely equivalent to Multiwatt® package.

The most important external components which need a little more attention (because a properly dimensioning affects on the performance of the application) are the input and output capacitors, the freewheeling diode and the coil.

Figure 45. Oscillator waveform and sync. pulse for Vi = 35V

Figure 46. Oscillator waveform and sync. pulse for Vi = 15V

INPUT OUTPUT CAPACITORS
The output voltage ripple ΔVo, essentially depends on the current ripple in the coil and the ESR of the output capacitor at the switching frequency. The capacitor that present a low ESR are capable of supporting higher current ripples.

Today, the majority of the constructors of elec-trolitic capacitors offer in their data book also a wide range of "low ESR" types generally suggested for switching power supply application. In our case EKR and EKE series (ROE) has been preferred.

Such a series capacitors are designed for applications at high frequency, 200KHz, and built to have a low ESR in order of supporting high current ripple.

In order to minimize the effects caused by the ESR of the capacitors on the output voltage ripple 3 capacitors of 220μF/40V (for high output current application) are connected in parallel.
It is necessary much attention also into the choice input capacitors. Also them be at low ESR, because they must sustain high current ripples. Such current ripples in presents of an inadequate ESR, would produce a heating of the capacitor itself (which could affect on the reliability of the component, since in general it is sensitive to temperature.

Therefore choosing input capacitor at low ESR is necessary for problems of reliability. In fact such capacitors, when used in applications that make use a mains transformer, must support quite elevated peak current for short periods a double the mains frequency and the same time be capable to deliver the instantaneous peak of energy to the load at the switching frequency.

Some other considerations of a general nature can be done on low ESR capacitors. For example of equal value and type (i.e.: 220µF - EKR), the ESR of the capacitor decreases at the increasing of its value voltage rating, just like its RMS current.

Still, two capacitors of the same value, connected in parallel, withstand an RMS current higher then the only one of double value, and with the same voltage rating.

When however, more capacitors are connected together in parallel, it is important to design with care the layout of the printed circuit, in order to distribute as eventy as possible amongst between the different capacitors the total current ripple.

This is used to avoid dangerous current unbalances in the distribution of the total current between the various capacitors charging some more others, that could damage the reliability of the system.

Often it is very difficult to know exactly the RMS current flowing throught the capacitors. To know if the operating condition is a "safe"operating condition or not, a measurement of the package temperature of the capacitor should be done.

The following table 3 and 4, included in the dat-abook of electrical Roederstain, shows the maximum RMS current sustainable by the EKR and EKE capacitor versus the ambient temeperature and overtemperature allowed on the capacitor package.

### Table 3. Low-voltage electrolytic capacitors for switch-mode power supplies with low impedance values, radial, polarized styles

<table>
<thead>
<tr>
<th>Rated cap. (µF)</th>
<th>Rated volt. (V DC)</th>
<th>Dimensions D x L (mm)</th>
<th>Dissipation factor tan δ (100Hz; 20°C) Lim. Values</th>
<th>Impedance Z (Ω) (10KHz; 20°C)</th>
<th>Impedance Z (Ω) (10KHz; 20°C)</th>
<th>Admissible ripple curr. (mA/100Hz) 85°C</th>
<th>Admissible ripple curr. (mA/eff/10-100Hz) 85°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>EKR</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>10</td>
<td>8.7 x 12.7</td>
<td>0.12</td>
<td>0.85</td>
<td>0.65</td>
<td>160</td>
<td>250</td>
</tr>
<tr>
<td>220</td>
<td>10</td>
<td>10 x 12.7</td>
<td>0.12</td>
<td>0.39</td>
<td>0.31</td>
<td>300</td>
<td>450</td>
</tr>
<tr>
<td>470</td>
<td>10</td>
<td>10 x 20</td>
<td>0.12</td>
<td>0.20</td>
<td>0.18</td>
<td>530</td>
<td>800</td>
</tr>
<tr>
<td>100</td>
<td>16</td>
<td>10 x 12.7</td>
<td>0.11</td>
<td>0.60</td>
<td>0.40</td>
<td>200</td>
<td>300</td>
</tr>
<tr>
<td>220</td>
<td>16</td>
<td>10 x 16</td>
<td>0.11</td>
<td>0.32</td>
<td>0.25</td>
<td>350</td>
<td>550</td>
</tr>
<tr>
<td>470</td>
<td>16</td>
<td>12.5 x 20</td>
<td>0.11</td>
<td>0.16</td>
<td>0.13</td>
<td>600</td>
<td>900</td>
</tr>
<tr>
<td>100</td>
<td>25</td>
<td>10 x 12.7</td>
<td>0.09</td>
<td>0.5</td>
<td>0.35</td>
<td>250</td>
<td>400</td>
</tr>
<tr>
<td>220</td>
<td>25</td>
<td>10 x 16</td>
<td>0.09</td>
<td>0.25</td>
<td>0.17</td>
<td>450</td>
<td>700</td>
</tr>
<tr>
<td>470</td>
<td>25</td>
<td>12.5 x 20</td>
<td>0.09</td>
<td>0.13</td>
<td>0.09</td>
<td>650</td>
<td>1000</td>
</tr>
<tr>
<td>100</td>
<td>40</td>
<td>10 x 16</td>
<td>0.08</td>
<td>0.4</td>
<td>0.23</td>
<td>450</td>
<td>700</td>
</tr>
<tr>
<td>220</td>
<td>40</td>
<td>12.5 x 20</td>
<td>0.08</td>
<td>0.17</td>
<td>0.13</td>
<td>650</td>
<td>1000</td>
</tr>
<tr>
<td>470</td>
<td>40</td>
<td>12.5 x 30</td>
<td>0.08</td>
<td>0.09</td>
<td>0.08</td>
<td>1000</td>
<td>1500</td>
</tr>
</tbody>
</table>
Table 3. Low-voltage electrolytic capacitors for switch-mode power supplies with low impedance values, radial, polarized styles (continued)

<table>
<thead>
<tr>
<th>Rated cap. (µF)</th>
<th>Rated volt. (V)</th>
<th>Dimensions D x L (mm) (nominal dimensions)</th>
<th>Dissipation factor tan δ (100Hz; 20°C) Lim. Values</th>
<th>Impedance Z (Ω) (100KHz; 20°C) (Lim. values)</th>
<th>Impedance Z (Ω) (100KHz; -10°C) (Lim. values)</th>
<th>Impedance Z (Ω) (100KHz; -40°C) (Lim. values)</th>
<th>Admissible ripple curr. (mA) 100Hz 105°C</th>
</tr>
</thead>
<tbody>
<tr>
<td>EKE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>10</td>
<td>5 x 11</td>
<td>0.19</td>
<td>1.30</td>
<td>3.90</td>
<td>20</td>
<td>154</td>
</tr>
<tr>
<td>33</td>
<td>10</td>
<td>5 x 11</td>
<td>0.19</td>
<td>1.30</td>
<td>3.90</td>
<td>20</td>
<td>154</td>
</tr>
<tr>
<td>47</td>
<td>10</td>
<td>5 x 11</td>
<td>0.19</td>
<td>1.30</td>
<td>3.90</td>
<td>20</td>
<td>154</td>
</tr>
<tr>
<td>100</td>
<td>10</td>
<td>5 x 11</td>
<td>0.19</td>
<td>1.30</td>
<td>3.90</td>
<td>20</td>
<td>154</td>
</tr>
<tr>
<td>220</td>
<td>10</td>
<td>6.3 x 11</td>
<td>0.19</td>
<td>0.60</td>
<td>1.80</td>
<td>9.80</td>
<td>260</td>
</tr>
<tr>
<td>330</td>
<td>10</td>
<td>8 x 11.5</td>
<td>0.19</td>
<td>0.33</td>
<td>0.99</td>
<td>5.80</td>
<td>400</td>
</tr>
<tr>
<td>470</td>
<td>10</td>
<td>8.5 x 12.5</td>
<td>0.19</td>
<td>0.33</td>
<td>0.99</td>
<td>5.80</td>
<td>400</td>
</tr>
<tr>
<td>100</td>
<td>16</td>
<td>6.3 x 11</td>
<td>0.16</td>
<td>0.60</td>
<td>1.80</td>
<td>9.80</td>
<td>260</td>
</tr>
<tr>
<td>220</td>
<td>16</td>
<td>8 x 11.5</td>
<td>0.16</td>
<td>0.33</td>
<td>0.99</td>
<td>5.80</td>
<td>400</td>
</tr>
<tr>
<td>330</td>
<td>16</td>
<td>8 x 11.5</td>
<td>0.16</td>
<td>0.33</td>
<td>0.99</td>
<td>5.80</td>
<td>400</td>
</tr>
<tr>
<td>470</td>
<td>16</td>
<td>10 x 12.5</td>
<td>0.16</td>
<td>0.25</td>
<td>0.75</td>
<td>3.20</td>
<td>510</td>
</tr>
<tr>
<td>100</td>
<td>25</td>
<td>6.3 x 11</td>
<td>0.14</td>
<td>0.60</td>
<td>1.80</td>
<td>9.80</td>
<td>260</td>
</tr>
<tr>
<td>220</td>
<td>25</td>
<td>8 x 11.5</td>
<td>0.14</td>
<td>0.33</td>
<td>0.99</td>
<td>5.80</td>
<td>400</td>
</tr>
<tr>
<td>330</td>
<td>25</td>
<td>10 x 12.5</td>
<td>0.14</td>
<td>0.25</td>
<td>0.75</td>
<td>3.20</td>
<td>510</td>
</tr>
<tr>
<td>470</td>
<td>25</td>
<td>10 x 16</td>
<td>0.14</td>
<td>0.19</td>
<td>0.57</td>
<td>2.20</td>
<td>635</td>
</tr>
<tr>
<td>100</td>
<td>35</td>
<td>8 x 11.5</td>
<td>0.12</td>
<td>0.33</td>
<td>0.99</td>
<td>5.80</td>
<td>400</td>
</tr>
<tr>
<td>100</td>
<td>35</td>
<td>8.5 x 12.5</td>
<td>0.12</td>
<td>0.33</td>
<td>0.99</td>
<td>5.80</td>
<td>400</td>
</tr>
<tr>
<td>220</td>
<td>35</td>
<td>10 x 12.5</td>
<td>0.12</td>
<td>0.25</td>
<td>0.75</td>
<td>3.20</td>
<td>510</td>
</tr>
<tr>
<td>330</td>
<td>35</td>
<td>10 x 16</td>
<td>0.12</td>
<td>0.19</td>
<td>0.57</td>
<td>2.20</td>
<td>635</td>
</tr>
<tr>
<td>470</td>
<td>35</td>
<td>10 x 20</td>
<td>0.12</td>
<td>0.14</td>
<td>0.42</td>
<td>1.50</td>
<td>860</td>
</tr>
</tbody>
</table>

Table 4. Admissible ripple current

<table>
<thead>
<tr>
<th>Ambient Temp. δTj in °C</th>
<th>Admissible % of the 85°C value</th>
<th>Surface Temp. in °C</th>
<th>Admissible % of the 105°C value</th>
<th>Surface Temp. in °C</th>
</tr>
</thead>
<tbody>
<tr>
<td>≤ 40</td>
<td>220 %</td>
<td>55</td>
<td>230 %</td>
<td>55</td>
</tr>
<tr>
<td>45</td>
<td>210 %</td>
<td>59</td>
<td>220 %</td>
<td>60</td>
</tr>
<tr>
<td>50</td>
<td>200 %</td>
<td>63</td>
<td>210 %</td>
<td>64</td>
</tr>
<tr>
<td>55</td>
<td>190 %</td>
<td>67</td>
<td>200 %</td>
<td>68</td>
</tr>
<tr>
<td>60</td>
<td>180 %</td>
<td>70</td>
<td>190 %</td>
<td>72</td>
</tr>
<tr>
<td>65</td>
<td>170 %</td>
<td>74</td>
<td>180 %</td>
<td>76</td>
</tr>
<tr>
<td>70</td>
<td>155 %</td>
<td>77</td>
<td>170 %</td>
<td>80</td>
</tr>
<tr>
<td>75</td>
<td>140 %</td>
<td>81</td>
<td>160 %</td>
<td>84</td>
</tr>
<tr>
<td>80</td>
<td>120 %</td>
<td>84</td>
<td>150 %</td>
<td>88</td>
</tr>
<tr>
<td>85</td>
<td>100 %</td>
<td>88</td>
<td>140 %</td>
<td>92</td>
</tr>
<tr>
<td>90</td>
<td>90 %</td>
<td>92</td>
<td>130 %</td>
<td>96</td>
</tr>
<tr>
<td>95</td>
<td>80 %</td>
<td>97</td>
<td>120 %</td>
<td>100</td>
</tr>
<tr>
<td>100</td>
<td>70 %</td>
<td>101</td>
<td>110 %</td>
<td>104</td>
</tr>
<tr>
<td>105</td>
<td>60 %</td>
<td>106</td>
<td>100 %</td>
<td>108</td>
</tr>
</tbody>
</table>
CATCH DIODE
Because of quickly rise and fall time of the current (about 40-50ns) the use Schottky diode is recommended. Ultra-fast diodes with 30-50ns of trr (reverse recovery time) are not considered sufficiently fast for this family of converters, since they would give too elevated peaks of current at the turn on of the internal power transistor, so high that could affect the reliability of the complete system, as well as drastically reduce the efficiency. The oscilloscope photographs show the Output Voltage and Output Current waveforms obtained with diode having different trr value.

Figure 48. Schottky Diode.

Figure 49. Ultra Fast Diode (trr < 100ns).

In the test circuits used for this family of converters, Schottky diodes from 60V (breakdown reverse voltage) are suggested since the device can support a max. input power voltage of 55V (for specific applications, Schottky diodes with a reverse breakdown voltage higher or equal to the maximum supply voltage should be used), with current rating and packaging to satisfy all the conditions of duty cycle, and therefore also of power dissipation.

COIL
Concerning the coil, a molypermalloy toroidal cores has been suggested, so that it would be easy for everybody to obtain samples, wrap them with a right number of turns in order to evaluate and correlate the measurements and performance of the devices.

In addition since the devices are dynamically tested 100% in production, with a "jig" of testing which uses the same coil suggested in the applications, in the case of contests for example on a guaranteed parameter like the efficiency, should be easier to solve the objections; in this case should be remembered that changing the magnetic material, the dimension, the wire and the number of the winding, also change the losses in the coil reducing the total efficiency of the application.

This can be easily verify using for example toroidal cores in iron powered rather that those suggested in molypermalloy.

Moreover, it is important to dimension properly the coil in order to avoid its saturation, a good choice is to dimension that its saturation current is not equal to the maximum nominal current capable to deliver to the load, but rather higher by about 20% then the maximum guaranteed current of the device, in short circuit condition.

Only in this way it is possible to guarantee that the coil never saturate in all the possible working conditions, i.e.: in presence of a load transient, in short circuit in output and in the case of elevated temperature of the magnetic part.

At last, it should be remembered that the suggested inductors values, are referred to the inductors values that the coil must have at the maximum output current of the application. Oscilloscope Photographs showing the device output voltage and current waveforms obtained with different inductor.
Anyway some general rules should be observed in order to avoid any "poor functioning". These rules include:

a) the catch diode, that further to be the suggested type in the test circuit, it has to be assembled on the printed circuit very close to the output of the regulator, in order to minimize the leakage inductance and avoid over voltage due to the long connection:

b) The inductor, avoiding the saturation at the maximum current guaranted by the current limitation of the device.

If oscillations on the output voltage at low ambient temperature (i.e.: below 0°C) are originated an output low ESR capacitor has to be used. Oscillations on the output al low frequency indicate instability of the control loop; in this case a changing of the network compensation is suggested (see Error Amplifier section).

LOW COST APPLICATION
The fig. 53 shows the low cost application of a power supply of 10A and 5.1V.

In comparison of the complete application (and this is valid for all the devices of the family) the external components relative to the reset and power fail functions can be missed.

When a lower output voltage ripple is not required it is possible to eliminate the capacitors connected at the reference voltage pin of 5.1V (i.e.: pin 14 for Multiwatt package, pin 13 for plastic package) The reset input pin is suggested to connect it to ground.

The soft start capacitor value can be reduced to 100nF for 5V output voltage.
POWER SUPPLY COMPLETE WITH MAINS TRANSFORMER
The fig. 54 shown a power supply with mains 110/220Vac transformer, diode bridge and filter capacitor with output voltage adjustable between 5.1V. and 24V.
Output capacitors have to be chosen with low ESR in order to reduce the output ripple. Particular care has to be taken for input filter capacitors, in fact they have to support high current spikes at mains frequency and at the same time current peak bigger than the output current at the switching frequency.
Therefore they must be chosen with low ESR and able to substan high current ripple in order to guarantee a good reliability to all the system. The trasformer can be chosen with a single winding and 4 diodes or a center tap with only 2 diodes with higher reverse voltage.
A cost reduction of the trasformer can be reached using an active power factor corrector.
It work at low voltage and the external components are relatively cheap, more details can be obtained looking on the power factor corrector application note.

POWER SUPPLY WITH MAINS HIGH FREQUENCY PREREGULATOR.
When it is necessary to eliminate the mains trasformer at 50/60Hz for reasons like weight, dimensions or cost, a high frequency preregulator can be used.
A ferrite trasformer reduces the rectifier and filtered mains voltage in a convenient voltage to supply directly the device, providing for the isolation requirements.
Using a free running solution or one of the voltage/current mode controller available, it is possible to compensate the input variation while the output voltage variations due to the load are usually very low. Some examples regarding how to use this regulator in off-line power supply are now showed:

Flyback Topology
Using a flyback topology with single or double transistors is possible to fix a single output voltage of 35-40V; it can be a bit increased if using a backup battery of 48 nominal Volts.
From this preregulator (±10%) tolerance voltage is possible to get one or more independent outputs, with its own current limitation and thermal protection.
Moreover a possibility to syncronize more devices together is available, remembering to fix the master frequency at least 5% higher than the others device (working as slave) one.
In case of necessity is possible to synronize devices on the trasformer secondary with the switch-ting frequency of the controller (See Fig. 55).
Forward Topology

Further is showed an smps forward circuit, where the dc-dc converter is used as post-regulator for an auxiliary output, (35V.) while the main one (5.1V. or 3.3V) is controlled directly with the feedback (See Fig. 56).

Using a PFC preregulation

When an optimized power factor is required it is possible to use the following two principle diagram that make use of an active power factor corrector.
1) using the standard boost topology (Fig. 57)
2) using a flyback topology (Fig. 58)

The idea is that to generate a stabilized voltage, around 30V - 35V, already isolated, avoiding to use an isolation after the PFC section.
POWER SUPPLY WITH 0 TO 25V ADJUSTABLE OUTPUT VOLTAGE

a) It is a classical solution with high performance that make use of a negative reference voltage equal to the value of the internal voltage of the device (5.1V).

To generate this negative reference voltage, it is useful to equip the mains transformer with another secondary winding at a low voltage of around 8Vac and capable of delivering a few dozen of mA.

During the phase of starting up and stopping of the mains, it is important to avoid generating oscillations around the value of the output voltage, including the zero voltage.

For this reason a network consisting of two NPN signal transistors TR1 and TR2 and some resistors has been introduced.

The transistor TR2 remains in saturation when TR1 is off, until the output voltage of the negative regulator reaches 4.3V At this point TR1 goes in saturation, sending off TR2. In this way the soft start is
blocked and the device begins to work starting in soft start. Switching off the mains voltage, the regu-
lator generating the negative volatge is still in regulation when the input voltage of the switching con-
verter has already dropped below the turn on threshold.

Carefull attention must be given therefore to calculate the input capacitor of the two sections in order
to avoid possible malfunctioning during the turning on and turning off.

b) a solution that presents a cheaper costs and tha doesn't use a negative reference voltage is the follow-
ing: Setting the cursor "P" to the adjustable resistance at 0V, using R1 and R2 the maximum output
voltage can be fixed. In this case we set R1 = 24Kohm and R2 = 4K7ohm.

In R1 the maximum flowing current will be limited at 1mA; with 1mA flowing in R1, Vo = 30V. Now by
reducing the current in R1 the output voltage Vo can be adjusted till to 0V.

Figure 59.

![Figure 59 Diagram](image1)

Figure 60.

![Figure 60 Diagram](image2)
The current, flowing in backward, to have 0V it will be:

\[ I_1 = \frac{V_{\text{ref}}}{R_1} = \frac{5.1 \text{ V}}{24 \text{ K}} = 0.21 \text{ mA} \]

\[ \Delta V_{R2} = R_2 \cdot 0.21 = 4.7 \text{ K} \cdot 0.21 = 1 \text{ V} \]

Therefore, when the cursor "P" reaches \(V_{\text{ref}} + 1\text{ V}\) the output voltage goes to zero.

At this point we are able to define as well the values of P1 and R3.

When the "P" cursor is completely moved to high, there should be 6V of dropping to "P", and in this way 0.6mA will flow.

The current flowing in R3, considering that the voltage at pin 15 has a typical value of 12V, it will be of 0.8mA.

In this case the R3 value will be 7K5ohm.

**3.3V / 10A DC-DC CONVERTER**

When an output voltage lower to the reference voltage of 5.1V must be stabilized with a good result from stability and regulation point of view, and not having available the not-inverting input of the error amplifier, it is possible to use an external reference.

In this case a TL431C reference has been chosen, which is cheaper and widespread used. In this case more than a simple reference, it is a true shunt regulator, containing a reference, an error amplifier and a transistor capable of absorbing a max current of 100mA.

Such component can be compensated like a common OP/AMP, and therefore in our application can substitute both the internal reference and the error amplifier.

The fig. 61 represents the electrical diagram of the application at 3.3V.

The operating input voltage is between 12V (due to the internal UVLO) and 35V, with a minimum operating switching frequency of 100KHz.

The maximum operating input voltage is limited only 35V because the minimum "ON" time, which should not be reduced below 1 microsecond. At input voltage of 35V, output voltage of 3.3V and \(f_s=100\text{KHz}\) the \(T_\text{on}\) time is already about of 1 microsecond.

**Figure 61.**
Infact we have:

\[ V_o = V_i \frac{T_{on}}{T} \]  
therefore:  
\[ T_{on} = \frac{V_o}{V_i} \]

The inductor can be calculated using the usual formula, that is:

\[ L = \frac{(V_i - V_o) \cdot V_o}{V_i \cdot \Delta I_L \cdot f_{sw}} \]

with \( \Delta I_L = 10\% I_{omax} \), \( L = 30 \mu H \)

When one operates with input voltage below of 5V, it’s very difficult to obtain a good efficiency. In our case having the conduction losses and switching losses of the internal power transistor fixed by both external operating electrical condition and the electrical characteristics of the itself power transistor, since integrate, it’s necessary to optimize the losses of the catch diode, using new type at lower forward voltage drop, as soon as available on the market or by appropriately over-dimensioning. In some case a Power MOS used as a synchro-nous switch can contribute to elevate the overall efficiency of the system.

Following are cited the principle results obtained by using our evaluation board: The same solution, obviously can be applied also to the other types of the family, adjusting if needed the compensation network and the coil.

### Figure 62. Efficiency vs. Input Voltage

![Efficiency vs. Input Voltage](image)

<table>
<thead>
<tr>
<th>( V_i ) (V)</th>
<th>( I_o = 10A ) ( \eta % )</th>
<th>( I_o = 7A ) ( \eta % )</th>
<th>( I_o = 4A ) ( \eta % )</th>
</tr>
</thead>
<tbody>
<tr>
<td>12</td>
<td>70.9</td>
<td>76.2</td>
<td>82</td>
</tr>
<tr>
<td>15</td>
<td>72.1</td>
<td>76.7</td>
<td>82</td>
</tr>
<tr>
<td>20</td>
<td>72.9</td>
<td>77.3</td>
<td>81.2</td>
</tr>
<tr>
<td>25</td>
<td>72.9</td>
<td>77.2</td>
<td>80.6</td>
</tr>
<tr>
<td>30</td>
<td>71.9</td>
<td>76.4</td>
<td>79.6</td>
</tr>
<tr>
<td>35</td>
<td>68.3</td>
<td>75.9</td>
<td>78.5</td>
</tr>
</tbody>
</table>

### Figure 63. Load Transient Response

![Load Transient Response](image)

### Figure 64. Load Transient Response

![Load Transient Response](image)

Output voltage ripple vs inductor value.

\( C_o = 1000 \mu F/10V \cdot EKR; ESR = 10m\Omega \)

<table>
<thead>
<tr>
<th>( L )</th>
<th>( L = 30\mu H )</th>
<th>( L = 50\mu H )</th>
<th>( L = 60\mu H )</th>
<th>( L = 100\mu H )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \Delta V_{O_{max}} )</td>
<td>80mV</td>
<td>60mV</td>
<td>40mV</td>
<td>25mV</td>
</tr>
</tbody>
</table>
CURRENT GENERATOR

Often it is required to generate constant current, fixed or adjustable, for various applications, such as chemical process, lamp powering, battery charger for lead acids, Ni-Cd and Ni-Me-Hyd batteries.

Figure 65. Constant Current Generator and battery chargers.

Figure 66.

In this paragraph some suggestions will be given for how to obtain generators of constant current, more or less sophisticated according to the need. The examples given are time by time applicable to the different devices of this family of regulators, with the necessary adjustment according to the current required by the application.

The diagram of fig. 66 propose a simple solution that makes use of two external small signal-transistor
best if matched in Vbe, and some other passive components. For a cost reduction Q1 can be substitute by a simple diode 1N4148.

The divider composed by R2 and R1 fixes a voltage at the wished voltage value (for example 50 -100mV) on the Q2 emitter.

Q2 will be reversed bias until the emitter voltage of Q1 will reach the same value as itself.

At this point Q2 will be direct bias and will begin to absorb current from its collector: in the moment in which Q2 will enter into conduction, a variation $\Delta V_{SC}$ at the current sense resistor will give a variation of the Q2 current equal to:

$$\Delta I_{Q2} = \frac{\Delta V_{SC}}{R1}$$

When the current absorbed by Q2 will reach the maximum current delivered by the error amplifier output (or by the current of the soft-start if this pin is preferred to use), the error amplifier will fall out of regulation and its output voltage will begin to decrease reducing, consequentely, the duty cycle; then the regulator will begin in this way to behave as a generator of current instead of voltage. The emitter voltage of Q2 is fixed by the following formula:

$$V_{EQ2} = \frac{V_{REF}}{\frac{R1}{R1 + R2}} = 5.1 \left(\frac{V_R}{R1 + R2}\right)$$

A general criterium, is that of fixing the divider "R1R2" in such way as to make a current flow that is greater than the necessary lowering the output voltage of the error amplifier.

The maximum current delivered by the output of the transconduttance error amplifier is 200mA; the current that has to flow in the divider R1R2 should be around of 2-3mA to have a very precise inter-vation or around only 1mA for slightly more soft interventions.

By varying the value of R2, the point of intervention of the current limitation will be moved. The resistor Rx contributes to introducing a more or less accentuate foldback effect, on the output current.

In the following table suggest a few values of Rsense according to the max output current.

<table>
<thead>
<tr>
<th>Rsense (mΩ)</th>
<th>Io (A)</th>
<th>Device</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>10</td>
<td>L4970A</td>
</tr>
<tr>
<td>15</td>
<td>7</td>
<td>L4977A</td>
</tr>
<tr>
<td>30</td>
<td>5</td>
<td>L4975A</td>
</tr>
<tr>
<td>50</td>
<td>3.5</td>
<td>L4974A</td>
</tr>
<tr>
<td>100</td>
<td>2</td>
<td>L4972A</td>
</tr>
</tbody>
</table>

The criterium used to defined the value of the sense resistor is essentially tied to the max power dissipated by the resistance, as well as to the market availability.

If the mains objective is to maximize the efficiency when (delivering for example 10A), it is convenient to use two current transformers instead of a dissipative resistor, one in series to the source of the internal DMOS and one in series to the catch diode.

Using such solution, a quite simple and fine regulation of the current is possible to implement. Figure 66 shows a current generator solution with high precision on the current, using an op/amp instead of two small signal transistors.

**Higher input voltage.**

Since the maximum operating input voltage of this family is 50V, when one of these devices must be supplied with more elevated voltages, it is necessary to introduce a preregulator.

Fixing the output voltage of the preregulator of 45V, the power dissipation of the preregulator is:

$$P_d = I_i \cdot V_{CE} = I_i \cdot (V_i - 45)$$
In the buck converter, the average input current is:

\[
I_i = I_o \cdot \frac{T_{on}}{T} = I_o \cdot \frac{V_o}{V_i}
\]

**DESIGN EXAMPLE FOR L4974A**

<table>
<thead>
<tr>
<th>(a)</th>
<th>(b)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vo = 5.1V Io = 3.5A</td>
<td>Vo = 12V Io = 3.5A</td>
</tr>
<tr>
<td>Po = 17.85W</td>
<td>Po = 42W</td>
</tr>
<tr>
<td>li = 0.388A</td>
<td>li = 0.933A</td>
</tr>
</tbody>
</table>

With an operating input voltage of 60V the pre-regulator will dissipate:

- Pd = 5.82W
- Pd = 13.4W

The overall efficiency will be:

- n = 68%
- n = 70%

**Figure 67. Design Example for L4974A**

**Up Down Converter**

In some applications it is required to stabilize a voltage starting from an input voltage which can be lower or higher than the output regulated voltage.

In this case a well known buck-boost topology is suggested.

The fig. 68 which shows the electrical diagram of the up-down converter, makes use of the L4974A to generate an output voltage of 12V at 3A. For output current lower or higher than 3A other devices of this family can be used. For input voltage less than 20V the zener diode can be avoided.

Such circuit can also be used as a simple step-up. In this case there is a structure of the "asymmetrical two transistor converter" type, that in the case of a short circuit is automatically protected since the internal transistor turn-off, disconnecting the power supply.

This doesn't happen in the classical step-up converter topology, in which, during the short circuit only the power transistor is protected, but the current in the coil and the freewheeling diode is not limited.

**Negative Output Voltage**

Often it becomes necessary, in the multioutput power supplies, to generate negative voltages with current
higher than 1A maintaining an elevated efficiency of the system. Such outputs must have a good precision and stability and must be protected from short circuiting. With the application circuit suggested below, one the aim is to satisfy the performance listed above, and to contributing to the simplification of the power transformer, both at 50Hz and at high frequency. It’s important to remember not to exceed the absolute maximum voltage ratings of the device. In this case the differential voltage applied to the device is the sum of the maximum input voltage (positive) and of that controlled output negative.

**Figure 68.**

**Figure 69. Circuit for negative output voltage**

**Linear low drop post regulation**

In some application it becomes necessary to generate stable, precise fixed or adjustable output voltages at high efficiency and with a truly negligible output ripple. Summarizing a regulator that offers the quality of a linear type of control with the efficiency of a switching regulator. The fig. 70 shows the diagram of a switching preregulator at high efficiency followed by one or more series regulators of the type very "low drop", or in the case of elevated current, by a discrete low drop solution.
LAYOUT CONSIDERATIONS

Both for linear and switching power supplies when the current exceeds 1A a careful layout becomes important to achieve a good regulation. The problem becomes more evident when designing switching regulators in which pulsed currents are overlaid on dc currents. In drawing the layout, therefore, special care has to be taken to separate ground paths for signal currents and ground paths for load currents, which generally show a much higher value.

When operating at high frequencies the path length becomes extremely important. The paths introduce distributed inductances, producing ringing phenomena and radiating noise into the surrounding space.

The recirculation diode must be connected close to output pin, to avoid giving rise to dangerous extra negative voltages, due to the distributed inductance.

HEATSINK DIMENSIONING

The heatsink dissipates the heat produced by the device to prevent the internal temperature from reaching values which could be dangerous for device operation and reliability.

Integrated circuits in plastic package must never exceed 150°C even in the worst conditions. This limit has been set because the encapsulating resin has problems of vitrification if subjected to temperatures of more than 150°C for long periods or of more than 170°C for short periods. In any case the temperature accelerates the ageing process and therefore influences the device life. A well-designed heatsink should keep the junction temperature between 90°C and 110°C. Fig 71 shows the structure of a power device.

As demonstrated in thermo-dynamics, a thermal circuit can be considered to be an electrical circuit where $R_1$, $R_2$ represent the thermal resistance of the elements (expressed in °C/W) (see fig. 72).

<table>
<thead>
<tr>
<th>$C_1$, $C_2$</th>
<th>are the thermal capacitance (expressed in °C/W).</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I$</td>
<td>is the dissipated power.</td>
</tr>
<tr>
<td>$V$</td>
<td>is the temperature difference with respect to the reference (ground).</td>
</tr>
</tbody>
</table>

This circuit can be simplified as shown in fig. 74, where:

| $C_{CC}$ | is the thermal capacitance of the die plus that of the tab. |
| $C_h$    | is the thermal capacitance of the heatsink. |
| $R_{JC}$ | is the junction case thermal resistance. |
| $R_{TH}$ | is the heatsink thermal resistance. |
But since the aim of this section is not that of studying the transistors, the circuit can be further reduced as shown in figure 74.

If we now consider the ground potential as ambient temperature, we have:

\[
T_j = T_a + (R_{jc} + R_{th}) P_d \quad \text{a)}
\]

\[
R_{th} = \frac{T_j - T_a - R_{jc} P_d}{P_d} \quad \text{b)}
\]

Thermal contact resistance depends on various factors such as the mounting, contact area and planarity of the heatsink. With no material between the device and heatsink the thermal resistance is around 0.5°C/W; with silicone grease roughly 0.3°C/W and with silicone grease plus a mica insulator about 0.4°C/W. See fig. 75. In application where one external transistor is used together, the dissipated power must be calculated for each component. The various junction temperature can be calculated by solving the circuit shown in fig. 75. This applies if the dissipating elements are fairly close with respect to the dissipator dimensions, otherwise the dissipator can no longer be considered as a concentrated constant and the calculation becomes difficult. This concept is better explained by the graph in fig. 77 which shows the case (and therefore junction) temperature variation as a function of the distance between two dissipating elements with the same type of heatsink and the same dissipated power. The graph in fig. 77 refers to specific case of two elements dissipating the same power, fixed on a rectangular aluminium plate with a ratio of 3 between the two sides. The temperature jump will depend on the total dissipated power and on the devices geometrical positions. We want to show that there exists an optimal position between the two devices:

\[
d = \frac{1}{2} \cdot \text{side of the plate}
\]
Fig. 78 shows the trend of the temperature as a function of the distance between two dissipating elements whose dissipated power is fairly different (ratio 1 to 4). This graph may be useful in applications with two devices in MTW package are synchronized.

REFERENCES:
1) AN244 "Designing with the L296 monolithic power switching regulator".
2) Table1 (see page 36-37/52) – EKR & EKE Roederstein Low Voltage Electrolytic Capacitors.