Introduction
Designers of microprocessor systems have to achieve high reliability, in the face of a large number of threats to stability or even correct functioning (such as voltage drops, glitches, long ramp-up times, programs stuck in endless loops, etc.).

Supervisor circuits from STMicroelectronics provide highly effective solutions for minimizing the risks of system failure and for ensuring the safe running of the system at a low cost. The members of the ST supervisor family offer various combinations of functions.

This application note describes the main supervisor functions and features, to help the user to understand their principles and the advantages of using them, through the description of waveforms, recommended values, and hardware hookup diagrams.

Overview of ST supervisors

Microprocessor supervisors

Microprocessor supervisors with switchover

This application note is dedicated to the microprocessor supervisor and microprocessor supervisor with switchover families.
Contents

1 Overview .......................................................................................................................... 5

2 Power-on reset and low voltage detect ................................................................. 6
   2.1 Block diagram showing the supervisor reset feature ................................... 6
   2.2 Reset waveforms for the microprocessor supervisor devices .......... 7
   2.3 Hardware hookup for the STM703/704 supervisor ............................... 8

3 Power-fail comparator .............................................................................................. 9
   3.1 Block diagram of a power-fail comparator ................................................. 9
   3.2 Hardware hookup for the STM692A supervisor ................................ 9
   3.3 Example of power-fail waveforms .............................................................. 11

4 Watchdog timer .......................................................................................................... 12
   4.1 Hardware hookup for the STM705 supervisor ................................... 13

5 Battery switchover .................................................................................................... 14
   5.1 Switchover waveforms for the STM806R supervisor ...................... 15
   5.2 Hardware hookup for the STM806R supervisor ................................ 17
   5.3 Hardware hookup for the STM795 supervisor .................................... 17

6 Chip-enable gating .................................................................................................... 18
   6.1 Typical waveforms for the STM818 supervisor ................................ 19
   6.2 Hardware hookup for the STM818 supervisor .................................... 20

7 Battery freshness seal ............................................................................................... 21

8 Conclusion .................................................................................................................. 22

9 References .................................................................................................................. 23

10 Revision history ......................................................................................................... 24
**List of tables**

Table 1: Supervisor options ........................................................................................................................ 5
Table 2: Reset timings for the STM703/704 supervisor ............................................................................. 7
Table 3: Reset thresholds (VRST) ................................................................................................................ 7
Table 4: Recommended resistances for some VTRIP voltages ................................................................. 10
Table 5: Power-fail values for all microprocessor supervisors (except for STM690/704/804/805/806).................................................................................................................................................. 11
Table 6: Power-fail values for 3 V microprocessor supervisors with battery switchover (STM690/704/802/804/805/806) .................................................................................................................................................. 11
Table 7: Watchdog timer time-out value for the STM705 supervisor ....................................................... 12
Table 8: Switchover values for the STM806R supervisor ......................................................................... 16
Table 9: Typical values for the STM818 supervisor ................................................................................. 19
Table 10: Document revision history ........................................................................................................ 24
List of figures

Figure 1: Supervisor reset features ............................................................6
Figure 2: Power-on reset and low-voltage detect waveforms ..................7
Figure 3: Hardware hookup for the STM703/704 supervisor ....................8
Figure 4: Block diagram of a power-fail comparator ..............................9
Figure 5: Hardware hookup for the STM692A supervisor .......................10
Figure 6: Voltage drop ..........................................................................11
Figure 7: Logic diagram of a watchdog timer .........................................12
Figure 8: Watchdog timer input and output waveforms ..........................12
Figure 9: Hardware hookup for the STM705 supervisor .........................13
Figure 10: Block diagram of a battery switchover device .......................14
Figure 11: Battery switchover waveforms for the STM806R supervisor ..........15
Figure 12: Switchover waveforms with hysteresis details .......................16
Figure 13: Hardware hookup for the STM806R supervisor .....................17
Figure 14: Hardware hookup for the STM795 supervisor .........................17
Figure 15: Chip-enable gating block diagram .........................................18
Figure 16: Typical waveforms for the STM818 supervisor ........................19
Figure 17: Hardware hookup for the STM818 supervisor ........................20
Figure 18: Typical waveforms for the STM817/818/819 supervisors .........21
## Overview

### Table 1: Supervisor options

<table>
<thead>
<tr>
<th>Supervisor</th>
<th>3 V or 5 V</th>
<th>Battery switchover</th>
<th>Watchdog input</th>
<th>Watchdog output</th>
<th>Active-low RST(1)</th>
<th>Active-high RST(1)</th>
<th>Manual reset input</th>
<th>Power-fail comparator</th>
<th>Chip-enable gating</th>
<th>Battery freshness seal</th>
</tr>
</thead>
<tbody>
<tr>
<td>STM690T/S/R</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM690A(2)</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM692A(2)</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM703(3)</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM704(3)</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM704T/S/R</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM705(4)</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM706(4)</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM706T/S/R</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM706P(5)</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM707</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM708</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM708T/S/R</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM795/S/R</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM802L/M</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM802T/S/R</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM804T/S/R(7)</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM805T/S/T(7)</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM805L</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM806T/S/R</td>
<td>3 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM813L</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM817L/M</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM818L/M</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STM819L/M</td>
<td>5 V</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td>✓</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Notes:

(1) Push-pull output (unless otherwise specified).
(2) STM690A has a typical reset threshold of 4.65 V and STM692A has a typical reset threshold of 4.40 V.
(3) STM703 has a typical reset threshold of 4.65 V and STM704 has a typical reset threshold of 4.40 V.
(4) STM705 has a typical reset threshold of 4.63 V and STM706 has a typical reset threshold of 4.38 V.
(5) The STM706P is identical to the STM706R, except for its reset output which is active high.
(6) Open drain output.
(7) STM804T/S/R and STM805T/S/R have different minimum and maximum reset thresholds with VCC falling and VCC rising (see datasheet).
2 Power-on reset and low voltage detect

After system start-up, a certain period of time is required for the power supply voltage to stabilize. For this reason, ST supervisor devices generate a reset pulse after power-up (the minimum pulse width is $t_{\text{rec}} = 140 \text{ ms}$, see Table 2: "Reset timings for the STM703/704 supervisor"). Over the $t_{\text{rec}}$ period, during which reset is asserted, the clock is stabilized and the registers are set to their default values. This function is called power-on reset (POR).

Some designers attempt to use RC circuits, instead of a reset implementation, because it is cheaper. But it is also unsafe and unreliable. RC circuits are not suitable for use as professional devices in industrial environments (see Section 9: "References", AN1772). Another major function is low voltage detect (LVD), which detects power supply brownouts and glitches. Whenever $V_{\text{CC}}$ falls below the reset threshold ($V_{\text{rst}}$), the reset output is asserted and remains so $t_{\text{rec}}$ after $V_{\text{CC}}$ increases above the $V_{\text{rst}}$ threshold. In the case of an RC circuit, no minimum reset pulse width is guaranteed. Also, if the triggering event is a narrow glitch, an RC circuit will only generate a poor reset, which may lead to malfunctioning of the microprocessor (failing to load registers correctly, executing invalid instructions, processing incorrect data, etc.).

Some supervisor devices include a manual reset input ($\overline{\text{MR}}$) that can be used by the user, or the external device, to generate a reset. Typically, a low-cost push-button switch is connected to the manual reset input, which allows the user to restart the processor without turning off the power. No additional components are needed because Supervisor devices already include a debounce circuit that filters the noise of contact closure. This function can be used to debug, to perform the final test of a processor, or to restart a processor that is locked. The reset button is also useful in systems where the processor is never turned off, even when the system is in off mode. Some processors include an internal reset that operates correctly under stable power supply conditions, but usually has difficulties in handling voltage drops and transients as well as looser tolerances for $V_{\text{rst}}$. The use of an external reset is therefore recommended.

2.1 Block diagram showing the supervisor reset feature

Figure 1: "Supervisor reset features" illustrates the power-on reset, low-voltage detect and manual reset features. The reset is asserted if one of the following events occurs:

- System start-up
- Brownout, voltage drop, significant transient or glitch, negative voltage spike etc. on the power supply line
- Manual reset

Note: $V_{\text{CC}}$ is the supply voltage, $\overline{\text{MR}}$ is the manual reset input, $\overline{\text{RST}}$ and $\text{RST}$ are reset outputs. Supervisor devices can have an active-low output ($\overline{\text{RST}}$), an active-high output ($\text{RST}$) or both.
2.2 Reset waveforms for the microprocessor supervisor devices

When the input voltage level reaches the reset threshold ($V_{\text{RST}}$) after system power-up, the supervisor holds the reset output signal ($RST$) low for a minimum time of $t_{\text{rec}}$ before driving it high again (see Figure 2: “Power-on reset and low-voltage detect waveforms”).

Switching the manual reset signal ($MR$) to low, causes the $RST$ signal to go low. $RST$ remains low as long as $MR$ is kept low, and returns high $t_{\text{rec}}$ after $MR$ has been released.

All microprocessor supervisor devices have glitch immunity. That is, the minimum $MR$ pulse width required to reset the output is fixed. All shorter pulses are ignored.

The supervisor also reacts to voltage drops, brownouts and significant glitches. If the input voltage falls below $V_{\text{RST}}$, the reset output is asserted.

Note that some supervisor devices have a reset output that is active high ($RST$). They therefore have a waveform that is the inversion of the one that is shown in Figure 2: “Power-on reset and low-voltage detect waveforms”.

![Figure 2: Power-on reset and low-voltage detect waveforms](image)

Note: $V_{\text{RST}}$ is the reset threshold, see Table 3: "Reset thresholds ($V_{\text{RST}}$)" for values.

### Table 2: Reset timings for the STM703/704 supervisor

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Alt</th>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{\text{MLMH}}$</td>
<td>$t_{\text{RST}}$</td>
<td>$MR$ pulse width</td>
<td>Min.</td>
<td>150 ns</td>
</tr>
<tr>
<td>$t_{\text{MLRL}}$</td>
<td>$t_{\text{RSTD}}$</td>
<td>$MR$ to $RST$ output delay</td>
<td>Max.</td>
<td>250 ns</td>
</tr>
<tr>
<td>$t_{\text{rec}}$</td>
<td>$V_{\text{RST}}$ high and $MR$ high to $RST$ high</td>
<td>Min.</td>
<td>140 ms</td>
<td></td>
</tr>
<tr>
<td>$t_{\text{rec}}$</td>
<td>Manual reset glitch immunity</td>
<td>Typ.</td>
<td>100 ns</td>
<td></td>
</tr>
</tbody>
</table>

### Table 3: Reset thresholds ($V_{\text{RST}}$)

<table>
<thead>
<tr>
<th>Supervisor</th>
<th>Reset threshold ($V_{\text{RST}}$)</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min.</td>
<td>Typ.</td>
</tr>
<tr>
<td>STM706P/70xR</td>
<td>2.55</td>
<td>2.63</td>
</tr>
<tr>
<td>STM70oS</td>
<td>2.85</td>
<td>2.93</td>
</tr>
<tr>
<td>STM70oT</td>
<td>3.00</td>
<td>3.08</td>
</tr>
<tr>
<td>STM692A/704/706/708, 8xxM</td>
<td>4.25</td>
<td>4.40</td>
</tr>
<tr>
<td>STM690A/703/705/707, 8xxL</td>
<td>4.50</td>
<td>4.65</td>
</tr>
</tbody>
</table>
2.3 Hardware hookup for the STM703/704 supervisor

In the example of Figure 3: "Hardware hookup for the STM703/704 supervisor", the reset output is asserted in three cases:

• during system power-up, until $V_{CC}$ is stabilized ($V_{CC}$ is greater than $V_{RST}$) for a duration of $t_{rec}$
• after a $V_{CC}$ drop ($V_{CC}$ falls below $V_{RST}$)
• by pressing the manual reset push-button (the reset button should be held for at least for $t_{MLMH}$).

The manual reset input is not necessarily connected to a physical push button switch, it can also be connected to a peripheral, provided that a minimum $MR$ pulse width of 150 ns is ensured.

If the reset circuit is placed in a noisy environment, or if $MR$ is driven from long cables, it is recommended to use an external 0.1 µF capacitor, as shown in Figure 3: "Hardware hookup for the STM703/704 supervisor"

The $MR$ input includes an internal pull-up resistor. So in applications where the $MR$ input is not used, the pin can be left unconnected. The $MR$ input can be driven with a TTL output, a CMOS output, or an open drain output.

It is always appropriate to connect a decoupling capacitor in parallel with the power supply. The recommended value is 1 µF.

Figure 3: Hardware hookup for the STM703/704 supervisor
3 **Power-fail comparator**

Inadvertent or unexpected power loss can cause a number of malfunctions in a system (data loss, uncontrolled program status, indeterminate processor state, etc.).

For a reliable design, systems should receive early power failure warning, to leave enough time for the microprocessor to start a safeguard routine, for backing up crucial data, registers, etc.

Power-fail comparators are used to monitor unregulated power supplies. Their reaction to power loss is very fast, and can provide enough time to execute all the necessary safeguard processes that precede an expected power failure (see Section 9: "References", AN1336).

### 3.1 Block diagram of a power-fail comparator

The power-fail comparator works like an ordinary comparator with hysteresis (see Figure 4: "Block diagram of a power-fail comparator"). The power-fail input (PFI) is compared to an internal reference voltage, the power-fail threshold, $V_{PFI}$. If the voltage on PFI is less than $V_{PFI}$, the power-fail output ($PFO$) is asserted.

**Figure 4: Block diagram of a power-fail comparator**

![Block diagram of a power-fail comparator](image)

### 3.2 Hardware hookup for the STM692A supervisor

The power-fail comparator can be used in many different ways. It is most commonly used as an early power-fail warning (see Figure 5: "Hardware hookup for the STM692A supervisor") to monitor an unregulated supply voltage.

Two external resistors $R_1$ and $R_2$ form a voltage divider to set the voltage level ($V_{TRIP}$) below which PFO is asserted (see the waveforms shown in Figure 6: "Voltage drop").

Usually, a value is selected for $R_2$, then $R_1$ is derived using the following formula:

$$R_1 = R_2 \times \frac{V_{TRIP} - V_{PFI}}{V_{PFI}}$$

where $V_{PFI} = 1.25$ V.

The sum of the resistances should be about $1 \text{ M}\Omega$ to minimize power consumption, and the tolerance of the resistor should not exceed $1\%$, to ensure that there are not large variations in the sensed voltage.
Example calculation

We have: $V_{TRIP} = 11.5 \text{ V}$ and $V_{PFI} = 1.25 \text{ V}$.

Let us put: $R_2 = 100 \text{ k}\Omega$

$R_1$ is calculated as follows:

$$R_1 = R_2 \times \frac{V_{TRIP} - V_{PFI}}{V_{PFI}} = 100 \times 10^{-3} \times \frac{11.5 - 1.25}{1.25} = 820 \text{ k}\Omega$$

Thus $R_1 = 820 \text{ k}\Omega$.

Table 4: Recommended resistances for some $V_{TRIP}$ voltages

<table>
<thead>
<tr>
<th>$V_{TRIP}$ (V)</th>
<th>$R_1$ (kΩ)</th>
<th>$R_2$ (kΩ)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.5</td>
<td>750</td>
<td>130</td>
</tr>
<tr>
<td>10.0</td>
<td>910</td>
<td>130</td>
</tr>
<tr>
<td>11.5</td>
<td>820</td>
<td>100</td>
</tr>
<tr>
<td>12.5</td>
<td>820</td>
<td>91</td>
</tr>
<tr>
<td>15.0</td>
<td>1100</td>
<td>100</td>
</tr>
</tbody>
</table>

Figure 5: Hardware hookup for the STM692A supervisor
3.3 Example of power-fail waveforms

*Figure 6: "Voltage drop"* shows the case of a voltage drop. The unregulated power supply voltage ($V_{UNREG}$) begins to decrease. As it falls below $V_{TRIP}$, at $t_0$ in *Figure 6: "Voltage drop"*, $PFO$ is asserted, invoking a non-maskable interrupt in the microprocessor, and causing the execution of the safeguard routine. The microprocessor continues operating until reset is asserted. From $t_1$, the power supply voltage ($V_{CC}$) starts to fall. At $t_2$ reset is asserted and write protect occurs. This means that the safeguard routine cannot last more than $t_2 - t_0$.

*Note:* At $t_0$ the voltage drop is detected; at $t_1$ $V_{CC}$ begins to fall; at $t_2$ reset is asserted and/or write protect occurs.

*Table 5: Power-fail values for all microprocessor supervisors (except for STM690/704/802/804/805/806)*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{PFI}$</td>
<td>Power-fail threshold</td>
<td>Typ.</td>
<td>1.25 V</td>
</tr>
</tbody>
</table>

*Table 6: Power-fail values for 3 V microprocessor supervisors with battery switchover (STM690/704/802/804/805/806)*

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{PFI}$</td>
<td>Power-fail threshold</td>
<td>Typ.</td>
<td>1.237 V</td>
</tr>
</tbody>
</table>
4 Watchdog timer

The role of a watchdog timer is to prevent system failures that are caused by certain types of hardware errors (non-responding peripherals, bus contention etc.) or software errors (bad code jump, code stuck in loop etc.).

The watchdog timer has an input, WDI, and an output, WDO (see Figure 7: “Logic diagram of a watchdog timer”). The input is used to clear the timer periodically within the specified time-out period, tWD (see Table 7: “Watchdog timer time-out value for the STM705 supervisor”). While the system is operating correctly, it periodically toggles the watchdog input, WDI (see not found). If the system fails, the watchdog timer is not reset, and a system alert is generated: the watchdog output, WDO, or the reset output, is asserted (see Figure 8: “Watchdog timer input and output waveforms”).

Some microprocessors have an integrated watchdog timer, with a time-out period that is software-adjustable. The great disadvantage of this solution, though, is that the integrated watchdog timer uses the same power supply, and clock signal, as the microprocessor. So, a system malfunction may also lead to a failure of the watchdog timer.

Figure 7: Logic diagram of a watchdog timer

![Logic diagram of a watchdog timer](image)

Note: WDI is the watchdog input, WDO is the watchdog output.

Figure 8: Watchdog timer input and output waveforms

![Watchdog timer input and output waveforms](image)

Note:

1. WDI signal frequencies greater than 50 MHz (20 ns period) will be filtered.
2. tWD is the watchdog time-out period. See Table 7: "Watchdog timer time-out value for the STM705 supervisor" for value.

Table 7: Watchdog timer time-out value for the STM705 supervisor

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>tWD(1)</td>
<td>Watchdog time-out period</td>
<td>Typ.</td>
<td>s</td>
</tr>
</tbody>
</table>

Notes:
(1) This tWD value is valid for all microprocessor supervisors.
4.1 Hardware hookup for the STM705 supervisor

WDI is usually connected to the output pin of the microprocessor as shown in Figure 9: "Hardware hookup for the STM705 supervisor" and WDO is tied to the microprocessor non-maskable interrupt (NMI) or reset input.

The code should take care of clearing the watchdog timer within the time-out period by toggling the microprocessor’s I/O pin.

Figure 9: Hardware hookup for the STM705 supervisor

In any case, if VCC drops below the reset threshold (VRST), WDO goes low even if the watchdog timer has not timed out. The timer remains cleared and does not count for as long as reset is asserted. The counter automatically restarts after trec expires.

In 5 V supply devices, the watchdog function may be disabled by floating WDI or tri-stating the driver that is connected to WDI.
5 Battery switchover

A common task of battery switchover devices is to provide an uninterrupted power supply to external devices in the event of voltage drops and brownouts.

Battery switchover devices can also be useful in portable devices. When the external power supply (such as the AC power supply adapter) is disconnected, the battery switchover device switches to the internal supply (such as a battery).

The use of a battery switchover has the following advantages:

- providing continuous and reliable service, even if the external supply fails
- extending the battery lifetime
- debouncing the power spikes occurring while connecting and disconnecting the AC adapter.

Battery switchover devices can be used as a main power supply backup for MCUs, memories and other peripherals, and to prevent system failures (see Figure 10: “Block diagram of a battery switchover device”).

Diode-OR connections are often used as an equivalent solution. However, the diode voltage drop represents a large percentage of the battery voltage, and power supply spikes are not filtered. With an ST supervisor, the device is supplied from the main power supply as long as the voltage is high enough, even if the battery voltage is greater than the power supply voltage, which saves the battery and extends its lifetime.

Instead of a backup battery it is also possible to use a backup capacitor. Recommended capacitor values start from 0.1 F.

The battery switchover device monitors the power supply voltage, \( V_{CC} \), which is compared to the reference voltage, \( V_{SO} \), as shown in Figure 11: “Battery switchover waveforms for the STM806R supervisor.” If \( V_{CC} \) drops too low, the \( V_{OUT} \) output is switched to the battery voltage, \( V_{BAT} \). The comparator includes hysteresis for noise immunity purposes.

Figure 10: Block diagram of a battery switchover device
5.1 Switchover waveforms for the STM806R supervisor

The battery backup switchover voltage (V_{SO}) depends on the battery voltage (V_{BAT}) and on the switchover threshold, V_{SW} (see Figure 11: "Battery switchover waveforms for the STM806R supervisor"). If V_{SW} is lower than V_{BAT}, V_{SO} is equal to V_{SW}. If V_{SW} is greater than V_{BAT}, V_{SO} is equal to V_{BAT}.

Whenever V_{CC} falls below V_{SO}, the V_{OUT} output is connected to the battery, V_{BAT} (see Figure 11: "Battery switchover waveforms for the STM806R supervisor").

![Battery switchover waveforms for the STM806R supervisor](image)

Figure 11: Battery switchover waveforms for the STM806R supervisor

Note: The red line represents the switchover voltage (V_{SO}). The blue line represents the battery switchover circuit output voltage (V_{OUT}), which is switched to V_{CC}, or to V_{BAT} depending on the voltage magnitude.

STM806R has a voltage hysteresis of 40 mV, which gives it good noise immunity. The hysteresis depends on V_{BAT} and V_{SW} as illustrated in Figure 12: "Switchover waveforms with hysteresis details":

- If V_{BAT} > V_{SW} and V_{CC} falls, the battery switchover detects the switchover threshold V_{SW} and switches V_{OUT} to the backup battery supply. When V_{CC} rises, the voltage level V_{SW} + 40 mV is detected and V_{OUT} is switched back to the main power supply (V_{CC}).
- If V_{BAT} < V_{SW} and V_{CC} falls, the battery switchover detects the voltage level V_{BAT} - 75 mV and switches V_{OUT} to the backup battery supply. When V_{CC} rises, the voltage level V_{BAT} - 35 mV is detected and V_{OUT} is switched back to the main power supply (V_{CC}).
Table 8: Switchover values for the STM806R supervisor

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
<th>Condition</th>
<th>Typical Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{SW}$</td>
<td>Threshold</td>
<td></td>
<td>2.4</td>
<td>V</td>
</tr>
<tr>
<td>$V_{hys}$</td>
<td>Hysteresis</td>
<td></td>
<td>40</td>
<td>mV</td>
</tr>
<tr>
<td>$V_{SO}$</td>
<td>Battery backup switchover voltage</td>
<td>$V_{BAT} &lt; V_{SW}$</td>
<td>$V_{SO} = V_{BAT}$</td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>$V_{BAT} &gt; V_{SW}$</td>
<td>$V_{SO} = V_{SW}$</td>
<td>V</td>
</tr>
</tbody>
</table>

Figure 12: Switchover waveforms with hysteresis details
5.2 Hardware hookup for the STM806R supervisor

Figure 13: "Hardware hookup for the STM806R supervisor" shows one particular hardware hookup, using the STM806R Supervisor to switch the power supply source, with good efficiency and without introducing any switching noise.

In this case, the battery switchover backups the main power supply of MCU, memories and other peripherals. If sufficient power is available from the backup supply, the system can continue working normally. However it is also possible to run a safeguard routine, and to force the system to the low-power mode, so that the backup power supply can last longer, until the main power supply is restored.

5.3 Hardware hookup for the STM795 supervisor

The VOUT output is able to switch 75 mA (maximum). If the peripherals have greater current needs, it is possible to use the VCCSW output of the STM795 device, and to drive the gate of the external PMOS transistor (as shown Figure 14: "Hardware hookup for the STM795 supervisor").

When VOUT switches to the battery, VCCSW goes high. When VOUT switches back to VCC, VCCSW goes low again, and the transistor provides current directly from the power supply.
6 Chip-enable gating

Internal gating of the chip enable signal prevents erroneous data from corrupting the external SRAM, in the event of an undervoltage condition. The chip enable signal, which normally goes directly from the microcontroller to the SRAM, is routed instead through the supervisor device. The short propagation delay enables the chip-enable gating to be used with most microcontrollers.

During normal operation (when reset is not asserted), the chip-enable signal is transmitted through the supervisor device unaltered. When reset is asserted, the SRAM is placed in its low-power mode and the memory is inaccessible. In this way, the SRAM contents are protected from data corruption.

Chip-enable gating uses a series transmission gate from $E$ to $E_{\text{CON}}$ (see Figure 15: "Chip-enable gating block diagram"). During normal operation (with reset not asserted), the $E$ transmission gate is enabled, and passes all $E$ transitions. At that time, the impedance of $E$ appears as a resistor, typically about 40 $\Omega$, in series with the load at $E_{\text{CON}}$.

When reset is asserted, the transmission path becomes disabled. In the disabled mode, $E$ becomes high impedance, the transmission gate is turned off, and an active pull-up connects $E_{\text{CON}}$ to $V_{\text{OUT}}$. This pull-up turns off again, when the transmission gate is enabled.

![Figure 15: Chip-enable gating block diagram](image)

Note: Connect $E$ to $V_{\text{SS}}$ if unused.
6.1 Typical waveforms for the STM818 supervisor

After power-up, the £\textsubscript{CON} output stays high for a period of $t_{\text{rec}}$ (see Figure 16: "Typical waveforms for the STM818 supervisor"). After this it starts to pass the £ input signal on.

While reset is asserted, the chip-enable transmission gate is disabled, £ is high impedance, and an active pull-up connects £\textsubscript{CON} to V\textsubscript{OUT} (disabled mode). If the voltage at £ is high during a power-down sequence (when V\textsubscript{CC} passes the reset threshold), the chip-enable transmission gate is disabled, and £ immediately becomes high impedance. If £ is low when reset is asserted, the chip-enable transmission gate will be disabled 15 µs after reset is asserted. This permits the current write cycle to complete during power-down.

Any time a reset is generated, the chip-enable transmission gate remains disabled, and £ remains high impedance (regardless of any activity on £) for the reset time-out period. The propagation delay through the chip-enable transmission gate depends on V\textsubscript{CC}, the source impedance of the drive connected to £, and the loading on £\textsubscript{CON}. For the minimum propagation delay, minimize the capacitive load on £\textsubscript{CON} and use a low-output impedance driver.

Figure 16: Typical waveforms for the STM818 supervisor

Note: The chip enable gating function is also implemented on the STM795 device. Nevertheless there are two differences, in comparison to the STM818. Firstly the £\textsubscript{CON} signal is held high only for half of the $t_{\text{rec}}$ period, and secondly the chip-enable transmission gate is disabled only 10 µs after reset is asserted if the £ input is low.

Table 9: Typical values for the STM818 supervisor

<table>
<thead>
<tr>
<th>Description</th>
<th>Typical value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>£-to-£\textsubscript{CON} resistance</td>
<td>40</td>
<td>Ω</td>
</tr>
<tr>
<td>Reset-to-£\textsubscript{CON} high delay (power-down)</td>
<td>15</td>
<td>µs</td>
</tr>
<tr>
<td>£-to-£\textsubscript{CON} propagation delay</td>
<td>2</td>
<td>ns</td>
</tr>
<tr>
<td>£\textsubscript{CON} short-circuit current</td>
<td>0.75</td>
<td>mA</td>
</tr>
</tbody>
</table>
6.2 Hardware hookup for the STM818 supervisor

Figure 17: "Hardware hookup for the STM818 supervisor" illustrates the hookup of the STM818 supervisor circuit connected to a microprocessor and an SRAM memory. All the functions of the STM818 are used (battery switchover, watchdog, chip enable gating, power-on reset, low voltage detect).

The chip enable signal is decoded by the address decoder and it goes to the E input of the supervisor circuit. The E\text{CON} output is connected to the \text{CS} (chip select input) of the SRAM memory.
7 Battery freshness seal

The battery freshness seal is a feature that is available on the STM817/818/819. It disconnects the backup battery from the internal circuitry and \( V_{OUT} \) until it is needed. This allows an OEM (Original Equipment Manufacturer) to ensure that the backup battery connected to \( V_{BAT} \) will still be fresh when the final product is put to use.

To enable the freshness seal on the STM817 and STM819:

1. Connect a battery to \( V_{BAT} \)
2. Ground PF0
3. Bring \( V_{CC} \) above the reset threshold voltage, and hold it there until reset is deasserted, following the reset timeout period
4. Bring \( V_{CC} \) low again (see Figure 18: “Typical waveforms for the STM817/818/819 supervisors”).

For the STM818, use the same procedure, but ground \( E_{CON} \) instead of PF0.

Once the battery freshness seal has enabled (disconnecting the backup battery from internal circuitry and anything that is connected to \( V_{OUT} \)), it remains enabled until \( V_{CC} \) is next brought above \( V_{RST} \).

**Figure 18: Typical waveforms for the STM817/818/819 supervisors**

![Typical waveforms for the STM817/818/819 supervisors](image)

**Note:**

1. For the STM818, \( E_{CON} \) is held low, externally. The \( E_{CON} \) state is latched half way through the \( t_{REC} \) period, and the freshness seal function is enabled.

2. For the STM817 and STM819, \( PF0 \) is held low, externally. The \( PF0 \) state is latched half way through the \( t_{REC} \) period, and the freshness seal function is enabled.
Conclusion

ST's microprocessor supervisors have a large range of features adapted to the user’s needs:

- Centralised function for managing a system reset
- Early warning of power failure, in time to initiate any safeguard routines
- Watchdog timer, monitoring for cessation of normal processor activity
- Battery switchover, either to allow continued operation, or to maintain minimum functionality. Also useful for the regulation of noisy power supplies
- Battery freshness seal, for maintaining the battery life on the production line, for the end user

ST’s microprocessor supervisors are the ideal choice for adding protection to applications that are used in noisy environments and require power supply monitoring for proper operation.


9 References

- AN1772: How to control power-up/reset and monitor the voltage in microprocessor systems using ST reset circuits.
- AN1336: Power-fail comparator for NVRAM supervisory devices.
## 10 Revision history

### Table 10: Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>15-Mar-2005</td>
<td>1</td>
<td>First issue</td>
</tr>
<tr>
<td>27-Aug-2015</td>
<td>2</td>
<td>Removed TIMEKEEPER supervisors from &quot;Introduction&quot;</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Removed package specification from figures</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved