Introduction

The aim of this document is to clarify the usage of the ADC 10-bit SAR peripheral timing parameters in order to help the user to find the best configuration to optimize the conversion time and the quality/precision of the sampled signal considering its input impedance.

This document describes an application able to acquire sinusoidal signals of up to 500 kHz using two DMA channels triggered by PIT and EOC signal.

The quality of the signal is estimated using an offline computation of the FFT of the sampled values.
Contents

1 Considerations on the input impedance of the signal source .............. 5

2 ADC 10-bit timing configuration parameters .............................. 8
   2.1 Conversion timing ...................................................... 8
   2.2 SPC56xBxx and SPC56xCxx family ADC 10-bit timing properties ...... 9
   2.3 Latency of the ADC conversion. ..................................... 10

3 Application code structure .................................................. 12
   3.1 Peripherals used ...................................................... 12
   3.2 Code implementation .................................................. 12
   3.3 Performance comparisons ............................................. 12
   3.4 How to choose the right parameters ................................ 15
      3.4.1 Degradation of the signal acquisition .......................... 17
   3.5 Conclusions ............................................................. 19

Appendix A Reference documents ............................................. 20
   A.1 Reference documents .................................................. 20

Revision history .............................................................. 21
List of tables

Table 1. ADC sampling and conversion timing ......................................................... 9
Table 2. ADC sampling and conversion timing obtained by test code ....................... 13
Table 3. Revision history ................................................................. 21
List of figures

Figure 1. Input equivalent circuit .................................................. 5
Figure 2. Transient behavior during sampling phase ........................................ 6
Figure 3. Conversion timings (configuration for sampling rate @ 20 MHz) ............ 11
Figure 4. STM configuration function extracted code ........................................ 13
Figure 5. ADC init function ................................................................. 14
Figure 6. ADC start conversion function .................................................. 15
Figure 7. Fast Fourier Transform of the acquired sinusoidal signal at 10 kHz ..... 16
Figure 8. Reconstructed signal at 10 Khz with sampling frequency 20Khz .......... 17
Figure 9. Reconstructed signal at 10 Khz with sampling frequency 100Khz ........ 18
1 Considerations on the input impedance of the signal source

The impedance relative to the signal source can limit the ADC’s sample rate. Furthermore, a current limiter resistance and an RC filter are often necessary to minimize the current request and to attenuate the noise present on the input pin. This external network can generate accuracy problems for the ADC converter and for this reason it is important to invest time in reaching the right adaptation.

The capacitance $C_S$ associated with the internal ADC circuitry, combined with the resistance to the input signal source $R_S$ creates a low-pass filter. This RC time constant can increase the time needed to stabilize the incoming signal before the ADC can sample it, and if the input signal has a high frequency, which means that it changes quickly over time, this low-pass filter can distort the ADC’s acquisition.

Figure 1. Input equivalent circuit

Moreover, considering a sinusoidal signal as input, if the source has a low impedance, the RC time constant will not be relevant and the voltage on the capacitance will quickly match the input voltage.

Furthermore, all the other internal ADC components, such as the pin capacitance $C_{Px}$, the sampling, and the channel selection switch impedance, can limit the maximum frequency applicable to the ADC input.

The internal resistance of the source must allow the capacitance to reach its final value before the end of sample time.
Considerations on the input impedance of the signal source

If this does not happen, that is, if the source resistance is mis-matched to the sample time, a voltage loss will occur at the sample and hold stage. This voltage loss causes an accuracy loss when increasing or decreasing the input voltage from 0 to $V_{\text{refH}}$.

The error is calculated by the formula:

**Equation 1**

$$\text{Maxerror}_{\text{LSB}} = 1024 \times e^{\left(\frac{t_S}{R C}\right)}$$

where: $t_S = \text{sample time in } \mu s$, $R = R_{\text{SOURCE}} + R_L$ in $\Omega$, $C = C_S$ in $\mu F$.

For example:

Since the error is proportional to the difference between $V_{\text{IN}}$ and $V_{\text{refH}}$, the effect produces a non-linearity in the conversion of large-amplitude signals. In practice, if $t_S > 7R_C$, the maximum error is reduced to less than half LSB ($< 0.05\%$).

**Figure 2. Transient behavior during sampling phase**

A possible workaround in order to avoid the distortion is compensate the high source resistance adjusts the ADC’s sample rate. A slower sample rate can provide more time for the ADC acquisition to overcome the distortion.

To minimize the error induced by voltage partitioning between the equivalent resistance $R_{\text{EQ}}$ (sampled voltage on $C_S + C_P2$) and the sum of $R_S$ and $R_F$, the external circuit must be designed to satisfy the following relation:

**Equation 2**

$$V_A \times \left(\frac{R_S + R_F}{R_{\text{EQ}}}\right) < \frac{1}{2} \times \text{LSB}$$

where $R_{\text{EQ}} = 1/(f_C \times (C_S + C_P2))$ and $f_C$ is the conversion rate.

Consider:
Equation 3

\[ T_S = C_S \times (R_{SW} + R_{AD}) \]

where \( t_S \) = sample time,

and

Equation 4

\[ T_S > 8.5 \times R_L \times (C_s + C_{p1} + C_{p2}) \]

where \( R_L \) shall be sized also according to the current limitation constraints in combination with \( R_S \) and \( R_F \). See Data Sheet for further details.
2 ADC 10-bit timing configuration parameters

In order to control the conversion time of the ADC_0 10-bit SAR peripheral, there are three registers CTR0, CTR1, and CTR2.

The CTR0 register is associated with internal precision channels (from 0 to 15).

The CTR1 register is associated with internal standard channels (from 32 to 63).

The CTR2 register is associated with external multiplexed channels (from 64 to 95).

The three parameters involved in the evaluation of the conversion time are:

- **CTR.INPSAMP**: used to configure the duration of the analog input signal sampling operation. It represents the number of the clock cycles that this operation will last. Minimum value is 3. If it is less, it is automatically set to 3 inside the ADC.
  - Range of values: [3:255]

- **CTR.INPLATCH**: used to configure the duration of the latching phase during the 1-bit evaluation of the SAR algorithm. 0 means half a clock cycle and 1 means one clock cycle. The 1 condition is possible only if INPCMP is bigger than one. Otherwise it is automatically set to 0 inside the ADC. Parameter sets the portion of TBITEVAL used to latch the comparator result. If 0, this time is equal to half the period of ADC clk. If 1, it is equal to 1 TCK.
  - Range of values: [0:1]

- **CTR.INPCMP**: used to configure the duration of the evaluation of each bit of the SAR algorithm. It represents the number of clock cycles that this operation will last. Minimum value is 1. If it is less, it is automatically set to 1 inside the ADC.
  - Range of values: [1:3]

ADC Clk: ADC peripheral input clock frequency from 6 to 32 MHz, depending on the parameters and constraints.

2.1 Conversion timing

When a conversion is started, the ADC connects the internal sampling capacitor to the respective analog input pin, allowing the capacitance to charge up to the input voltage value. The time to load the capacitor is referred to as sampling time. After completion of the sampling phase, the evaluation phase starts and all the bits corresponding to the resolution of the ADC are estimated to provide the conversion result.

The conversion times are programmed via the bit fields of the CTR. Bit fields INPLATCH, INPCMP and INPSAMPLE are used to define the total conversion duration (tCONV) and in particular the partition between sampling phase duration (tSAMPLE) and total evaluation phase duration (tEVAL).

The sampling phase duration of ADC is given by:

**Equation 5**

\[
T_{\text{sample}} = (\text{INPSAMPLE} - \text{ndelay}) \times T_{\text{CK}}
\]

where INPSAMPLE ≥ 3 and ndelay = 0.5 if INPSAMPLE < 6, otherwise ndelay = 1
The total evaluation phase duration is given by:

**Equation 6**

\[ T_{\text{eval}} = 10 \times T_{\text{biveval}} = 10 \times (\text{INPCMP} \times T_{\text{CK}}) \]

where \( \text{INPCMP} \geq 1 \) and \( \text{INPLATCH} < \text{INPCMP} \)

The total conversion duration of ADC is given by:

**Equation 7**

\[ T_{\text{conv}} = (T_{\text{sample}} + T_{\text{eval}} + (\text{ndelay} \times T_{\text{CK}})) \]

where TCK depends on the peripheral set 3 clock divider.

**ADC Clock Frequency:**

In SPC560Cxx, SPC560Dxx and SPC560Bxx devices (256 KB, 512 KB and 1.5 MB) there is a bit in the ADC MCR register that allows to select if the ADC clock frequency is half or equal to the Peripheral Set Clock frequency. The bitfield is the ADCLKSEL.

In SPC564Bxx e SPC56ECxx devices the ADC clock frequency is always set as half of the Peripheral Set Clock.

### 2.2 SPC56xBxx and SPC56xCxx family ADC 10-bit timing properties

The integration of the ADC 10-bit module in the SPC56xBxx and SPC56xCxx products leads to some further constraints to guarantee the performance indicated in the datasheet/electrical characteristics. In particular sampling time and conversion times must respect minimum values, which are:

- sampling time must be equal or greater than 500 ns.
- the ADC clock range is between 6 MHz to 32 MHz.
- evaluation time must be equal or greater than 500 ns.
- the minimum conversion time reachable is 1.05 us.

*Table 1* gives the ADC sampling and conversion timing, at 5V / 3.3 V, for the ADC, using the suggested parameters:

<table>
<thead>
<tr>
<th>Clock (MHz)</th>
<th>TCK (µs)</th>
<th>INPSAMP</th>
<th>IMPCMP</th>
<th>INPLATCH</th>
<th>ndelay</th>
<th>tsAMPLE (µs)</th>
<th>tEVAL (µs)</th>
<th>tCONV (µs)</th>
<th>tCONV/TCK</th>
<th>tsAMPLE/TCK</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>0.167</td>
<td>4</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>0.583</td>
<td>1.667</td>
<td>2.333</td>
<td>14</td>
<td>3.500</td>
</tr>
<tr>
<td>7</td>
<td>0.143</td>
<td>4</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>0.500</td>
<td>1.429</td>
<td>2.000</td>
<td>14</td>
<td>3.500</td>
</tr>
<tr>
<td>8</td>
<td>0.125</td>
<td>5</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>0.563</td>
<td>1.250</td>
<td>1.875</td>
<td>15</td>
<td>4.500</td>
</tr>
</tbody>
</table>
where

- \( \text{INPSAMPLE} \geq 3 \)
- \( \text{ndelay} = 0.5, \text{if INPSAMPLE} \leq 6, \text{otherwise ndelay} = 1 \)
- \( t_{\text{SAMPLE}} = (\text{INPSAMP}\text{-ndelay}) \times \text{TCK} \geq 500 \text{ ns} \)

### 2.3 Latency of the ADC conversion.

The Figure 3 shows the timing diagram in order to measure the time needed to complete successfully an ADC conversion from the begin to the end of conversion, considering every Tck needed for the sampling time (\( T_{\text{sample}} \)), for the evaluation time (\( T_{\text{eval}} \) equal to 10 times of Tck for 10 bits) and the delay of 0.5 or 1 Tck.
As described in the previous paragraph, the $T_{conv}$ is the sum of the $T_{sample}$ and $T_{eval}$ plus 0.5 or 1 $T_{ck}$.

On the last $AD_{_ck}$ cycle of evaluation phase the signal $AD_{_last\_eval\_cyc}$ has a pulse of ‘1’. After the 10th bit evaluation is ended up, a pulse of ‘1’ on $AD_{\_end\_of\_conversion}$ signal is generated from rising edge to rising edge of $AD_{\_ck}$ to provide external logic the acknowledgement the conversion has completed and the $AD_{\_output}$ bus contains the converted value.

If $T_{start\_period} < T_{conv}$, conversion aborts.
3 Application code structure

This section gives an overview about the application code implemented to test the best configuration, in terms of conversion time and conversion precision, for the input signal used.

3.1 Peripherals used

- Device: SPC564xB/C.
- System clock: 120 MHz by PLL initialization.
- ADC frequency: 20 MHz.
- PIT configuration: a trigger is arisen every 10 µs. This means a sample time of 100 kHz.
- DMA and DMAMUX configuration: two channels used.
- STM configuration: to allow calculation of the $t_{\text{CONV}}$ of the ADC on the device.
- Sinusoidal signal at 10 kHz with an amplitude of 4.6 V and offset of 2.3 V.

3.2 Code implementation

The application configures the device to:

- Disable the Software Watchdog
- Configure modes and activate all clocks for all peripherals
- Enable the Cache
- Enable all exceptions and the ADC_EOC, PIT and STM interrupts
- Set the GPIO in order to turn on some LEDs
- Configure the STM peripheral to calculate the ADC $t_{\text{CONV}}$ performances.
- Configure the PLL to work at 120 MHz.
- Configure the ADC sample parameters setting, the sampling duration, the comparison duration and the latching phase time. The ADC is set to One Shot Mode with DMA feature enabled.
- Configure the PIT to create a periodic interrupt every 10 µs for a sampling time of 100 kHz.
- Initialize the DMA and DMAMUX:
  - Channel0: to move the ADC sampled values from the ADC ch0 to a buffer of 1024 elements, triggered by the EOC from DMAMUX channel 29
  - Channel1: to start the ADC acquisition from the ADC ch0, triggered by the PIT with DMAMUX channel 60 (always enabled).

3.3 Performance comparisons

A brief performance comparison has been made using a constant value in order to measure the conversion time of the ADC 10-bit on board.
The discrepancy between the values on the RM and those from the experimental results is due to an effective phase shift of half AD_ck between peripheral clock and AD_ck. We must add 1.5 AD_ck clock cycles to the calculated $t_{\text{CONV}}$. This phase shift comes from the internal divider implemented within ADCDig. Of this 1.5 cycles, 1 is for storing the data and 0.5 due to phase shift.

In order to measure the time needed for the ADC conversion the system timer module (STM) was used. The STM clock frequency is set equal to the system clock frequency.

### Table 2. ADC sampling and conversion timing obtained by test code

<table>
<thead>
<tr>
<th>Clock (MHz)</th>
<th>TCK (µs)</th>
<th>INPSAMP</th>
<th>IMPCMP</th>
<th>INPLATCH</th>
<th>ndelay</th>
<th>$t_{\text{CONV}}$ (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>0.167</td>
<td>4</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>2.53</td>
</tr>
<tr>
<td>7</td>
<td>0.143</td>
<td>4</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>2.10</td>
</tr>
<tr>
<td>8</td>
<td>0.125</td>
<td>5</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>2.03</td>
</tr>
<tr>
<td>9</td>
<td>0.111</td>
<td>5</td>
<td>1</td>
<td>0</td>
<td>0.5</td>
<td>1.81</td>
</tr>
<tr>
<td>16</td>
<td>0.063</td>
<td>9</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1.18</td>
</tr>
<tr>
<td>20</td>
<td>0.050</td>
<td>11</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1.175</td>
</tr>
<tr>
<td>32</td>
<td>0.031</td>
<td>17</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>1.156</td>
</tr>
</tbody>
</table>

The system clock is set equal to the PLL frequency by the PLL init function. This function permits to configure the PLL in order to switch from 40MHz of XOSC up to 120MHz.

```c
/****************************************************************************
 * FUNCTION : STM_Init
 * DESCRIPTION : It initializes STM module
 * INPUTS : 
 * OUTPUTS
 ***************************************************************************/

void STM_Init(void)
{
    STM.CR.B.CFS = 0;  //divide system clock by 1
    STM.CR.B.FRZ = 1;  //STM counter is stopped in debug mode

    STM_ResetCounter();

    /* enable compare of all channels */
    STM_ChannelCompare(STM_ALL);

    /* interrupt flag clear */
    STM.CH[0].CIR.B.CIF = 1;
    STM.CH[1].CIR.B.CIF = 1;

    STM_StartCompare();
}
```
The ADC initialization function allows to set different timing parameters for different tests.

**Figure 5. ADC init function**

```c
/******* ADC_Init  ******/
//!  ADC initialization
*/

void ADC_Init (tU32 INISAMP,tU32 INPCMP,tU32 INFLATCH,tU32 Divider) {

    tU3 adc_channel[1] = {20};

    SIU.PCR[adc_channel[0]].B.APC = 1; //FB[4] = PCR[20]

    //Normal Conversion Configuration
    ADC_CTR0.B.INPSAMP = INISAMP; // set the sampling duration
    ADC_CTR0.B.INPCMP = INPCMP; // set the comparison duration
    ADC_CTR0.B.INFLATCH = INFLATCH; // set the latching phase duration

    ADC_CTR0.B.OFFSHIFT = 3; // offset shift not used
    UGM.SC_DIV[2].R = 0x80 + Divider; // Enabled system clock divider #2
    ADC_0 clock prescaler = div0 + 1
    ADC_CCR.B.PWDN = 0; // exit from power down state (offset cancellation is performed)

    ADC_CCR.B.CHO = 1; // One Shot Conversion in Normal Mode on channel 0

    /* Presampling Setting */
    ADC_CCR.B.FRESO = 0; // Channel 0 Presampling Enable
    ADC_CCR.B.FREVAL0 = 0; // Internal Voltage VDD_HV_ADC0 selected for Presampling
    ADC_CCR.B.FRECONV = 0; // The ADC will perform a sampling followed by a conversion (the sampling is not bypassed)

    ADC_CCR.B.MODE = 0; //set ONE SHOT MODE

    //DMA configuration for one shot mode sampling
    ADC_DMAE.B.DMAEN = 1; //DMA feature enable
    ADC_DMAE.B.DCLR = 0; //DMA request cleared by Acknowledge from DMA controller
    ADC_DMAE0.R = 0x1; //enable bit for channel 0

} /* InitADC */
```
The following ADC start conversion function starts the ADC acquisition and allows to measure the time elapsed from the begin of the conversion command till the end of conversion (EOC) bitfield of the ADC ISR register.

Figure 6. ADC start conversion function

```c
/**
 * ADC Start conversion function
 */

void ADC_StartConversion()
{
    tU32 start_time = 0;
    tU32 stop_time = 0;
    tOutput ADC_Result;

    ADC_O.MCR.B.NSTART = 1;   // Start conversion
    start_time = STM.CNT.R;   // Start the timer counter
    while( !(ADC_O.ISR.B.EOC) ) // wait till EOC interrupt occurred
        stop_time = STM.CNT.R; // Stop the timer counter
    ADC_O.ISR.R = 0x60000003; // Clear ECH bit
    ADC_Result.clock_cycle = stop_time - start_time; // measuring of the Tconv
    ADC_Result.result_conv = ADC_O.CDR[0].B.CDATA; // result of the conversion
    return ADC_Result;
}
```

### 3.4 How to choose the right parameters

The example presented in this application note shows a typical sinusoidal signal with a frequency of 10 kHz and amplitude of 4.6 V and offset of 2.3 V.

Consider the following data from the SPC564B/C Data Sheet:

ADC Input sampling capacitances:
- \( C_S = 3 \text{ pF} \)
- \( C_{P1} = 3 \text{ pF} \)
- \( C_{P2} = 1 \text{ pF} \)

Internal resistance of analog source:
- \( R_{SW1} = 3 \text{ k}\Omega \)
- \( R_{SW2} = 2 \text{ k}\Omega \)
- \( R_{AD} = 2 \text{ k}\Omega \)

ADC voltage \( V_{dd} = 5 \text{ V} \)

Following the equations 3 and 4 of the previous paragraph:

\[
 t_S > 8.5 \times R_L \times (C_S + C_{P2} + C_{P1}) = 0.500 \, \mu s \\
 t_S >> C_S \times (R_{AD} + R_{SW1}) = 0.012 \, \mu s
\]

In order to calculate the resistance for current limitation the target is minimize the \( T_{conv} \):
RL = 0.500\mu s / (8.5 \times (C_S+C_{P1}+C_{P2})) = 8.4 \, \Omega 

**Note:** Considering the available resistance it has been chosen 8.2 \, \Omega with a 10% of tolerance.

Suggested parameters for the ADC acquisition as follows:
- ADC frequency = 20 MHz
- TCK = 0.05 \mu s
- INPSAMP = 11
- INPCMP = 1
- INPLATCH = 0
- ndelay = 1

This theoretically implies:
- \( \text{t}_{\text{SAMPLE}} = (\text{INPSAMP} - \text{ndelay}) \times \text{TCK} = 0.5 \, \mu \text{s} \)
- \( \text{t}_{\text{EVAL}} = 10 \times (\text{INPCMP} \times \text{TCK}) = 0.5 \, \mu \text{s} \)
- \( \text{t}_{\text{CONV}} = \text{t}_{\text{SAMPLE}} + \text{t}_{\text{EVAL}} + (\text{ndelay} \times \text{TCK}) = 1.05 \, \mu \text{s} \)

Choosing as sampling rate for ADC acquisition, a value 10 times greater than the signal frequency:

Sampling time = \( 1/(10 \times 10 \, \text{kHz}) = 1/100\,\text{kHz} = 10 \, \mu \text{s} \)

*Figure 7* shows the FFT for the sinusoidal signal acquired by the ADC:

**Figure 7.** Fast Fourier Transform of the acquired sinusoidal signal at 10 kHz
3.4.1 Degradation of the signal acquisition

When the sampling frequency is chosen only 2 times higher than the frequency of the input signal, as Nyquist-Shannon’s sampling theorem suggests, the process of reconstruction of the acquired signal is guaranteed but not perfectly.

Indeed the sampling theorem provides only a sufficient condition but not a necessary one for a perfect reconstruction.

The condition is that the signal obtained from this reconstruction process cannot have any frequencies higher than one-half the sampling frequency. According to the theorem, the reconstructed signal will match the original one provided if the original signal contains no frequencies at or above this limit. This condition is called the Nyquist criterion.

If the condition is not satisfied, the resulting reconstructed signal may have a component at the frequency, but the amplitude and phase of the component generally will not match the original one.

The Figure 8 shows the acquired sinusoidal signal using a sampling frequency only 2 times higher than the frequency of the input signal:

**Figure 8. Reconstructed signal at 10 Khz with sampling frequency 20Khz**

In this case the reconstructed signal in red cannot be considered a perfect copy of the original input signal in green.

The Figure 9 shows a correct acquisition using a sampling frequency 10 times higher than the input signal.
The original input signal in green and the reconstructed signal in red can be considered equal with the same frequency and amplitude.

This implies that if theoretically it's possible to acquire input sinusoidal signal with a frequency up to 500KHz using a maximum sampling rate of 1MHz (1µs) , in order to reconstruct the original signal, only two samples per period will not provide the necessary amount of information to obtain a perfect matching.

Using the ADC with DMA feature to avoid a big amount of CPU workload and a period interrupt timer (PIT) to set a sampling rate, as suggested in this application note, it's possible to acquire sinusoidal signal with a good resolution of 5-10 samples for period only considering that the minimum time needed for a conversion is around 5-10 µs, then signals with a max frequency from 100KHz - 200 KHz.
3.5 Conclusions

There are four possible ways to optimise input signal acquisition:

1. Minimise the total source impedance. This means choosing sensors with low output impedance (not always easy for some types of sensor) and minimising the serial resistance of any protection devices between the analog source and the input pin (while still providing a voltage protection level compatible with the circuit specification).

2. Match the sample time to the analog source impedance. Using the formulas that relate the sample time to the source internal resistance to match the source resistance to one of the available sample times.

3. Match the sample time to the analog filter cut-off frequency, to remove high frequencies: the microcontroller sampling time (ADC silicon configuration) must be 5 to 10 times shorter than the period of the cut-off frequency of the low-pass filter on ADC input signal.

4. Reduce noise at the input pin. Add an external RC filter (with attention to the source internal resistance).
Appendix A  Reference documents

A.1  Reference documents

SPC564Bxx, SPC56ECxx 32-bit MCU family built on the embedded Power Architecture® (Reference manual, RM0070, Doc ID 18196)

32-bit MCU family built on the Power Architecture® for automotive body electronics applications (SPC564Bxx, SPC56ECxx Data Sheet, Doc ID 17478)
## Revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>27-Sep-2012</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>19-Oct-2012</td>
<td>2</td>
<td>Added RPNs SPC56xBxx, SPC56xCxx SPC56xDxx.</td>
</tr>
<tr>
<td>13-Sep-2013</td>
<td>3</td>
<td>Updated disclaimer.</td>
</tr>
</tbody>
</table>
Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST’s terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST’S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER’S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR “AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL” INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

22/22 Doc ID 023727 Rev 3