Introduction

This document describes the operation of the gate driving circuitry which is integrated in the L648x devices and provides guidance on how to set parameters according to the application requirements.
Contents

1  Gate driving circuitry ......................................................... 3
   1.1 Advantages of constant current driving of the MOSFET gates ..... 5
   1.2 Turn-on sequence ......................................................... 5
   1.3 Turn-off sequence ......................................................... 7

2  Gate drivers setup ............................................................. 9
   2.1 Gate current (IGATE), controlled current time (TCC) and turn-off boost time (TBOOST) ......................................................... 9
   2.2 Deadtime (TDT) .............................................................. 10
   2.3 Blanking time (TBLANK) .................................................... 10
   2.4 Wrong setup issues ......................................................... 10

3  Revision history ............................................................... 13
1 Gate driving circuitry

The L648x devices integrate a programmable gate driving circuitry which allows to drive a wide range of external N-channel MOSFETs.

The parameters which can be set are listed Table 1.

Table 1. Gate driving circuit parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate source/sink current</td>
<td>The current used to charge/discharge the gate of the MOSFETs.</td>
</tr>
<tr>
<td>Controlled current (charging time)</td>
<td>The charging/discharging time of the gate of the MOSFETs.</td>
</tr>
<tr>
<td>Turn-off current boost time</td>
<td>The part of the discharging time during which the gate current is forced to the maximum value.</td>
</tr>
<tr>
<td>Deadtime</td>
<td>The time between the turn-off of the MOSFETs and the turn-on of the opposite one.</td>
</tr>
<tr>
<td>Blanking time</td>
<td>The time after the MOSFETs commutation where the sensing circuitry is disabled in order to avoid spurious triggering.</td>
</tr>
</tbody>
</table>

Figure 1. Gate driving circuit diagram
Both the high-side and low-side gate drivers are programmable current generators which allow to charge and discharge the MOSFETs gate with a constant current. The gate drivers also integrate a Miller clamp MOSFET which avoids induced turn-on effect.

The low-side gate driver is supplied by the VCC pin which can be connected both to an external voltage source and to the integrated linear regulator which generates the supply voltage (7.5 V or 15 V according to the configuration) from the VSREG supply pin.

The high-side gate driver is supplied by a charge pump circuitry. This way on time of the high-side MOSFET is not limited as in the case of a bootstrap capacitor. A clamping diode limits the gate-source voltage of the high-side MOSFET to 17 V avoiding the breaking of the gate in case of the power stage output is short-circuited to ground. In fact in this case, if the voltage limiter was not present, the final gate-source voltage of the high-side MOSFET was equal to $V_{\text{BOOT}}$ (see Figure 2).

**Figure 2. High-side gate driver operation when output is shorted to ground**

Warning: The clamping diode protects the MOSFET from the $V_{\text{gs}}$ breakdown, but not by the high current which can be generated by the short-circuit condition.
1.1 Advantages of constant current driving of the MOSFET gates

The L648x gate drivers, thanks to the possibility to drive the MOSFET gates using a programmable constant current, have two main advantages:

1. The slew rate of the power stage is controlled allowing a precise EMI management.
2. No gate resistors are required reducing the number of components in the bill of material.

The output slew rate depends on how fast the MOSFET gate is charged in the Miller plateau region. In a classic gate driver the charging/discharging current is adjusted adding a resistor between the gate driver output and the MOSFET gate (see Figure 3). This way the output slew rate can be limited, but its value depends on the load current (the plateau voltage changes with the drain current).

Using a true current generator, the L648x gate driver forces a constant gate current during the entire plateau region regardless of the load current.

**Figure 3. Classic gate driver circuit vs. L648x gate driver**

1.2 Turn-on sequence

When one of the external MOSFET must be turned-on the gate driving circuitry disables the respective Miller clamp switch and starts forcing the programmed current into the gate. After the controlled current time expires, the high-side and the low-side drivers act differently: the low-side drivers do not limit the gate current; the high-side ones instead limit the gate current to about 1 mA (see Figure 4).
During the turn-on, the gate-source voltage ($V_{gs}$) of the MOSFET is increased and it starts conducting current. Meanwhile, the drain-source voltage ($V_{ds}$) is still equal to the motor supply voltage. When the Miller plateau region is reached, the gate voltage remains constant while the drain-source voltage decreases down to zero. At the end of the plateau, the MOSFET enters the linear region and the gate voltage increases up to the $V_{CC}$ value.
1.3 Turn-off sequence

When one of the external MOSFET must be turned-off the gate driving circuitry starts sinking the programmed current from the gate. At the beginning of the controlled current time the gate current is set to the maximum for $t_{\text{boost}}$ time. After the controlled current time expires, the Miller clamp switch is turned on (see Figure 6).

Figure 6. Turn-off sequence

During the turn-off the gate-source voltage ($V_{\text{gs}}$) of the MOSFET decreases down to the Miller plateau region. During the plateau the gate-source voltage remains constant while the drain-source voltage ($V_{\text{ds}}$) reaches the motor supply value. Meanwhile the MOSFET still conducts the current. After the plateau region, the drain current decreases down to zero as the gate-source voltage.
Figure 7. MOSFET turn-off

Diagram showing the voltage and current characteristics during MOSFET turn-off.

- $V_{CC}$ and $V_{g}$
- Miller plateau region
- $I_{boost}$
- $V_{ds}$
- $V_{S}$ and $I_{d}$

Axes:
- $V_{CC}$ vs. $t$
- $V_{S}$ vs. $t$
- $V_{g}$ vs. $t$
2 Gate drivers setup

2.1 Gate current (IGATE), controlled current time (TCC) and turn-off boost time (TBOOST)

The gate current and the controlled current time define the charge which is forced into the MOSFET gate through the following formula:

\[ Q_{\text{gate}} = I_{\text{gate}} \times t_{\text{cc}} \]

This value should be greater than the total gate charge \( Q_g \) of the MOSFET when the gate-source voltage is equal to \( V_{CC} \). The relation between the total gate charge and the gate voltage is usually reported on the MOSFET datasheet as a graph.

Keeping constant the total gate charge, the switching time of the MOSFET is adjusted through the \( t_{\text{cc}} \) parameter (see Figure 8). Higher gate current values allow shorter switching time reducing the power dissipation of the output stage. In this case the EMI can be significant. Reducing the gate current the power dissipation is increased due the longer switching time, but the EMI are lower.

![Figure 8. Gate current vs. controlled current time](image)

The boost time \( t_{\text{boost}} \) can be used to shorten the time needed to reach the plateau region. This way the commutation is faster, but the output slew rate is still controlled by the programmed gate current. The maximum duration of the boost time is determined by the \( Q_{gs} \) and the \( Q_{gd} \) (see Figure 9): the charge sunk by the gate driver during the boost time \( (t_{\text{boost}} \times I_{\text{boost}}) \) must be lower than the charge required reaching the plateau region \( (Q_g - Q_{gd} - Q_{gs}) \). Their value depends on the maximum load current and supply voltage of the output stage.
2.2 Deadtime (TDT)

The deadtime is a period between the end of the turn-off of a MOSFET and the turn-on of the opposite one. This time is required to avoid cross conduction effects. The deadtime duration should be proportional with the commutation time: faster commutations usually allow shorter deadtime.

In most cases a deadtime between 125 and 375 ns is enough for proper operation.

2.3 Blanking time (TBLANK)

At the end of each commutation the sensing circuitry is disabled during the blanking time. The duration of the blanking time depends on the characteristics of the MOSFETs, in particular the body diode, the layout of the application and the commutation speed. These parameters generate the electrical perturbations which must be masked in order to avoid spurious triggering of the sensing circuitry.

In most cases a blanking time between 375 and 750 ns is enough for proper operation. For very fast commutation speed the maximum blanking time value should be used.

2.4 Wrong setup issues

When the gate driver setup is not properly set the system operation is compromised.

If the gate charge is lower than the total gate charge, the MOSFET is not completely turned on ($V_{gs}$ is lower than $V_{CC}$). According to the gap between the total gate charge and the actual charge supplied by the gate drivers two different scenarios could occur.

In the first scenario the gate charge is enough to complete the Miller plateau region, but the final $V_{gs}$ is low (see Figure 10). In this case the $R_{ds(ON)}$ of the MOSFET is higher than the target value increasing the power dissipation and lowering the overcurrent threshold. In fact...
the overcurrent detection is based on the voltage drop on the on resistance of the MOSFET: increasing the resistance value the protection is triggered at lower load currents.

This condition can also cause problems during the turn-off of the MOSFET as shown in Figure 11. At the beginning of the turn off the gate voltage may have reached the $V_{CC}$ value, in particular for the low-side MOSFETs where the gate current is not limited at the end of the $t_{CC}$ time (see Section 1.2: Turn-on sequence on page 5 statement). Starting from $V_{CC}$ the gate voltage is decreased down to the Miller plateau region, but the gate charge is not enough to complete the plateau and the Miller clamp is closed before the $V_{ds}$ commutation is ended. The MOSFET is immediately turned off and as a consequence the output of the power stage is subjected to a strong slew rate which could cause critical issues.

In the second case the gate charge is not enough to complete the Miller plateau region (see Figure 12). In this case the output commutation is not completed and the overcurrent protection, which measures the voltage drop on the MOSFET, is triggered even if very low or even no load current is present.

**Figure 10. Turn-on with low gate charge**

![Diagram showing turn-on with low gate charge](image-url)
Figure 11. Turn-off with low gate charge

![Diagram of turn-off with low gate charge]

Fast slew-rate which could cause critical failures

Figure 12. Turn-on with very low gate charge

![Diagram of turn-on with very low gate charge]

High side

OCD failure

Low side
3 Revision history

Table 2. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>24-Sep-2013</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Replaced “cSPiN™ family” by “L648x” in the whole document.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Minor modifications throughout document.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved