Designing an application with the ST10F27xZx devices

Introduction

This note gives advice on designing applications based on devices of the ST10F27xZx family that includes the ST10F276Z5, ST10F273Z4, ST10F272Z2 and ST10F271Z1.

Six topics are covered:

■ Information and recommendations on using an external resonator with the on-chip oscillator
■ Details on startup configuration and necessary precautions
■ Filtering, decoupling and use of special pins
■ Recommendations to reduce ADC conversion errors
■ Memory interface
■ Interfacing with the L4969 CAN interface
List of tables

Table 1. $g_m$ values for different types of oscillators ............................................. 7
Table 2. Clock options on PORT0 P0H.5/.7 for devices with low-power oscillator. .......... 10
Table 3. Clock options on PORT0 P0H.5/.7 for devices with wide-swing oscillator. ........ 10
Table 4. Document revision history ................................................................. 19
List of figures

Figure 1. Oscillator characteristics .................................................. 6
Figure 2. Example of layout for external crystal .................................... 8
Figure 3. Port0 pin assignment for power-on configuration ...................... 11
Figure 4. Implementation of decoupling capacitors ............................... 12
Figure 5. Filter based on discrete components ................................... 13
Figure 6. Source internal resistance errors ............................................ 15
Figure 7. ST10F27x connected to L4969 and other SPI devices .................. 18
1 Oscillator

The ST10F27xZx can run with an external clock connected to the XTAL1 input pin of the oscillator inverter or with a clock signal generated by a resonator connected to the XTAL1 / XTAL2 pins. According to the device, two kinds of oscillators have been implemented:

- ST10F276Z5 and ST10F273Z4: wide-swing oscillator (4 to 12 MHz)
- ST10F272Z2 and ST10F271Z1: low-power oscillator (4 to 8 MHz)

Moreover, the ST10F27x provides a new feature when the real-time clock (RTC) module is used and a reference clock is needed in Power Down mode. In this case, two possible configurations may be selected by the user application according to the desired level of power reduction:

- A 32 kHz crystal is connected to the on-chip 32 kHz oscillator (pins XTAL3 / XTAL4) and running. In this case, the main oscillator is stopped when Power Down mode is entered, while the real-time clock continues counting using the 32 kHz clock signal as reference.
- Only the main oscillator is running (XTAL1 / XTAL2 pins). In this case, the main oscillator is not stopped when Power Down is entered and the real-time clock continues counting using the main oscillator clock signal as reference.

Refer to the ST10F27xZx datasheet for the possible combinations. This chapter provides detailed information on the use of the on-chip oscillator in conjunction with an external resonator.

1.1 Oscillator characteristics

Although simple to implement, using an external resonator (crystal or ceramic resonator) requires a few basic precautions. Referring to the schematic of the on-chip oscillator (Figure 1), the key items are described in the following section.

Figure 1. Oscillator characteristics

The resonator component can be a crystal or a ceramic resonator. It is represented as a series resonant branch $R_s$, $L_s$, $C_s$. The amplification ability of the oscillator inverter is replaced by a negative resistance $R_L$ and the capacitance $C_L$ contains the $C_1$ and $C_2$ load capacitances and the stray capacitance of the resonator.
The load capacitors $C_1$ and $C_2$ transform the gain of the amplifier ($g_m$) into a negative series resistance $R_L$ to compensate for the losses of the crystal.

The best frequency stability is obtained when $C_1 = C_2$. The oscillation occurs when the sum of $R_L$ and $R_s$ (the series resistance of the crystal) is negative.

By choosing $C_1 = C_2 = C$, the minimal gain of the amplifier ($g_m$) is expressed as follows:

$$g_{m_{\text{min}}} = R_s \times C^2 \times \omega^2 = R_s \times C^2 \times (2 \times \pi \times f)^2$$

The minimal gain of the amplifier also implicitly sets the on-chip oscillator startup time.

### Table 1. $g_m$ values for different types of oscillators

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Version</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$g_m$</td>
<td>Oscillator transconductance</td>
<td>Wide-swing</td>
<td></td>
<td>8</td>
<td>17</td>
<td>35</td>
<td>mA/V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Low-power</td>
<td></td>
<td>1.4</td>
<td>2.6</td>
<td>4.2</td>
<td>mA/V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>32 kHz</td>
<td>Startup</td>
<td>20</td>
<td>31</td>
<td>50</td>
<td>A/V</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Normal run</td>
<td>8</td>
<td>17</td>
<td>30</td>
<td>A/V</td>
</tr>
</tbody>
</table>

The oscillation stability mainly depends on external parameters so only the transconductance ($g_m$) can be guaranteed and the startup time value is defined by measurement at the application level.

### 1.2 Startup time

Ceramic resonators have a much shorter startup time than crystals (about 100 times faster) but have a lower accuracy on the frequency (initial tolerance, temperature variations and drift).

Depending on applications requirements and possibilities, users can choose between short oscillator startup time and frequency accuracy.

From an ST10 perspective, the worst case condition / environment for the oscillator startup time is high temperature and low voltage.
1.3 PCB layout for ST10F27x oscillator

The following Figure 2 shows the proposed layout for the ST10F27xZx oscillator.

![Figure 2. Example of layout for external crystal](image)

1.4 Oscillator and EMC

The ST10F27xZx oscillator has an integrated gain control to minimize EMC and power consumption. However, this does not prevent users from observing / respecting the following rules / recommendations:

- Avoid other high frequency signals near the oscillator circuitry. These can influence the oscillator.
- Lay out/configure the ground supply on the basis of low impedance.
- Shield the crystal with an additional ground plane underneath the crystal.
- Do not lay out sensitive signals near the oscillator. Analyze cross-talk between different layers.
- The Vss pin close to the XTAL pins must be connected to the ground plane and decoupled to the closest Vdd pin.
- Capacitors are placed at both ends of the crystal, directly connected to the ground plane while keeping the overall loop as small as possible.
- The crystal package, when metallic, is directly connected to the ground.

1.5 32 kHz oscillator

The same recommendations are valid for the 32 kHz oscillator. In any case, when the 32 kHz oscillator amplifier is not used, to avoid spurious consumption, XTAL3 must be tied to ground while XTAL4 is left open. Moreover, bit OFF32 in the RTCCON register should be set. The 32 kHz oscillator can only be driven by an external crystal and not by a different clock source.
2 Port0 startup configuration

A reset sequence may be triggered for the following reasons:

- Hardware reset signal on pin RSTIN (hardware reset input)
- Execution of the software reset instruction SRST
- Overflow of the Watchdog Timer

After recognition of a reset, the ST10F27xZx proceeds with the actions listed below:

- Complete internal RAM write operation before the internal reset procedure begins
- Cancel pending internal hold states
- Abort external memory access cycles
- Start program execution from memory location 0000h in code segment 0

Note: Please refer to the datasheet and user's manual for reset event definitions.

2.1 Port0

Pull-down resistors

Pull-down resistors should be low enough so that the input voltage in P0.x is within the circuit specification when taking into account the circuit pull-up current (see PORT0 configuration current for \( V_{in} = V_{IL\text{max}} \)) and other leakage currents from external circuits connected to PORT0 pins.

\[
R_{pd} < \frac{(V_{IL\text{max}})}{(I_{POI} + I_{other \text{ circuits}})}
\]

Recommended maximum value: \( R_{pd} = 8 \, \text{K}\Omega \); commonly used values, although larger than the calculated result, are 10 \( \text{K}\Omega \).

Pull-up resistors

PORT0 supplies internal pull-up resistors that are active during Reset. Pull-up resistors should be low enough so that the input voltage in P0.x is within the circuit specification when taking into account the circuit pull-up current (see PORT0 configuration current for \( V_{in} = V_{IH\text{min}} \)) and other leakage currents from external circuits connected to PORT0 pins. For worst case evaluation, leakage current from other external circuits should always be added to circuit leakage current.

\[
R_{pu} < \frac{(V_{ddmin} - V_{IH\text{min}})}{(I_{other \text{ circuits}} - I_{POH})}
\]

No external pull-up resistor is necessary if \( I_{other \text{ circuits}} < I_{POH} \).

Table 2 presents the clock options on PORT0 P0H5 - P0H7 for devices with low power oscillator.

Table 3 presents the clock options on PORT0 P0H5 - P0H7 for devices with wide-swing oscillator.
### Table 2. Clock options on PORT0 P0H.5/.7 for devices with low-power oscillator

<table>
<thead>
<tr>
<th>P0H.7</th>
<th>P0H.6</th>
<th>P0H.5</th>
<th>CPU frequency ( f_{CPU} = f_{XTAL} \times F )</th>
<th>External clock input range(1)</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>( f_{XTAL} \times 4 )</td>
<td>4 to 8 MHz</td>
<td>Default configuration</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>( f_{XTAL} \times 3 )</td>
<td>5.3 to 8 MHz</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>( f_{XTAL} \times 8 )</td>
<td>4 to 8 MHz</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>( f_{XTAL} \times 5 )</td>
<td>6.4 to 8 MHz</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>( f_{XTAL} \times 1 )</td>
<td>1 to 64 MHz</td>
<td>Direct drive(2)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>( f_{XTAL} \times 10 )</td>
<td>4 to 6.4 MHz</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>( f_{XTAL} \times 0.5 )</td>
<td>4 to 8 MHz</td>
<td>CPU clock via prescaler(3)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>( f_{XTAL} \times 16 )</td>
<td>4 MHz</td>
<td></td>
</tr>
</tbody>
</table>

1. The external clock input range refers to a CPU clock range of 1...64 MHz.
2. The maximum input frequency depends on the duty cycle of the external clock signal (refer to the latest datasheet).
3. The limit on input frequency is 4 to 8 MHz since the usage of the internal oscillator amplifier is required. Also, when the PLL is not used and the CPU clock corresponds to FXTAL/2, an external crystal or resonator should be used: It is not possible to force any clock with an external clock source.

### Table 3. Clock options on PORT0 P0H.5/.7 for devices with wide-swing oscillator

<table>
<thead>
<tr>
<th>P0H.7</th>
<th>P0H.6</th>
<th>P0H.5</th>
<th>CPU frequency ( f_{CPU} = f_{XTAL} \times F )</th>
<th>External clock input range(1)</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>( f_{XTAL} \times 4 )</td>
<td>4 to 8 MHz</td>
<td>Default configuration</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>( f_{XTAL} \times 3 )</td>
<td>5.3 to 10.6 MHz</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>( f_{XTAL} \times 8 )</td>
<td>4 to 8 MHz</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>( f_{XTAL} \times 5 )</td>
<td>6.4 to 12 MHz</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>( f_{XTAL} \times 1 )</td>
<td>1 to 64 MHz</td>
<td>Direct drive(2)</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>( f_{XTAL} \times 10 )</td>
<td>4 to 6.4 MHz</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>( f_{XTAL} \times 0.5 )</td>
<td>4 to 12 MHz</td>
<td>CPU clock via prescaler(3)</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>( f_{XTAL} \times 16 )</td>
<td>4 MHz</td>
<td></td>
</tr>
</tbody>
</table>

1. The external clock input range refers to a CPU clock range of 1...64 MHz.
2. The maximum input frequency depends on the duty cycle of the external clock signal (refer to the latest datasheet).
3. The limit on input frequency is 4 to 12 MHz since the usage of the internal oscillator amplifier is required. Also when the PLL is not used and the CPU clock corresponds to FXTAL/2, an external crystal or resonator shall be used: It is not possible to force any clock with an external clock source.
2.2 Port0 startup configuration

Figure 3 illustrates the usage of PORT0 pins to configure ST10F27xZx. All pins are sampled at power-on reset but some of them are not sampled for specific reset conditions. For details, please refer to the product datasheet and application note.

Figure 3. Port0 pin assignment for power-on configuration
3  Filtering / decoupling

3.1  Decoupling on $V_{18}$ pins

$V_{18}$ is the output of the ST10F27xZx internal voltage regulator. It is available on the package to connect external decoupling capacitors.

A capacitor, X7R dielectric or equivalent, with a minimum value of 10nF (and maximum 100nF) must be connected between this pin and its nearest $V_{SS}$ pin. This is done to decouple the output of the internal regulator from the ground.

3.2  Decoupling on +5 V supply

Decoupling capacitors are placed as close as possible to the chip $V_{SS}/V_{DD}$ pins:
- Connected to both $V_{DD}$ and $V_{SS}$ pins (adjacent pins)
- Connected to each $V_{DD}/V_{SS}$ pair

For EMC reasons, decoupling capacitors are connected to the $V_{DD}$ and $V_{SS}$ of adjacent pins. This is illustrated by Figure 4 below:

**Figure 4. Implementation of decoupling capacitors**
3.3 Filtering / EMC

As ST10F27xZx has an internal voltage regulator, +5V pins are not differentiated between output-buffers and internal logic. This means that when EMC filters are used to isolate the CPU from the supply, all ST10F27xZx supply pins should be isolated with the filter(s).

Example of filter

Filter placed on supply line of the CPU to remove the conducted noise from the supply line of the module (as illustrated in Figure 5).

Figure 5. Filter based on discrete components

3.4 Unused general purpose pins

Unused pins may be an additional source of noise if not properly connected.

Used pins must NOT be left floating.

Two configurations are possible:
1. Unused pins configured as input (default after reset)
   Connect the unused pin to VSS (directly or via a pull-down resistor)
2. Unused pin configured as output (by user software)
   The software sets the corresponding bit of the Direction Port Registers (DPPx) to configure an unused pin as an output (set direction bit to 1) with level to VSS (data bit to 0, default after reset). In this condition, the pad can be left unconnected on the board.

Note: Avoiding floating pins in an application also ensures a good control on power consumption.

- Special handling for pins of Port 0 and Port 6

On the pins of Port 0 and Port 6, internal pull-ups are present (under Reset only). Our recommendation is: to keep them open and configured by software as output (set direction bit to 1) with output = 0 (data = 0).
- Special handling for pin P3.12 and BHE functionality

The pin P3.12 can be used as the BHE (Byte High Enable) signal for the external memory interface. The BHE alternate function is automatically enabled when the startup configuration under Reset selects a 16-bit data bus.
There are two ways of disabling the \texttt{BHE} alternate function on P3.12:

\begin{itemize}
  \item Select an 8-bit data bus size on Port0 during reset (pin P0L7 to \(V_{SS}\)).
  \item Disable it via bit \texttt{BYTDIS} of the \texttt{SYSCON} register.
\end{itemize}

4 Special pins

4.1 External access enable/standby voltage supply pin (\(\texttt{EA}/V_{STBY}\))

A low level applied to this pin during and after reset forces the ST10F27xZx to start the program execution from the external memory space. A high level will start the program execution from internal memory.

If only internal memory is used, this pin can be tied directly to \(V_{DD}\).

The \(\texttt{EA}/V_{STBY}\) pin is also used (when Standby mode is entered, that is, ST10F27xZx under reset and main \(V_{DD}\) turned off) to bias the 32 kHz oscillator amplifier circuit, to provide a reference voltage for the low-power embedded voltage regulator which generates the internal 1.8 V supply for the XRTC module (when not disabled) and to retain data inside the Standby portion of the XRAM (16 Kbyte). It can range from 4.5 to 5.5 V.

4.2 RPD pin

The RPD pin (return from power-down) generates the proper internal timing sequence when interruptible power-down mode is used.

If the interruptible power-down mode is not used, the RPD pin can be connected to the ground (directly or via a resistor of 1 M\(\Omega\) (maximum). In this configuration, the device always performs asynchronous resets.

5 Reset

For information on ST10F27x reset, please refer to the product user manual.
6 Analog digital converter (ADC)

Analog input signal error can be created by poor matching of the source internal resistance with the ADC input parameters, which can be caused by the following occurrences:

- Voltage drop in the voltage source resistance due to input leakage current
- Poor charging of the ADC internal capacitance (C_{in})

Analog input error can also be caused by noise from the analog input signal. This section describes each of these causes.

Figure 6. Source internal resistance errors

![Diagram of ADC input stages with labels for source resistance (R_{SOURCE}), input capacitance (C_{IO}), and leakage current (I_{OZ1}).]

6.1 Voltage drop in the source resistance

The error generated by the voltage source internal resistance is:

\[
\text{error (LSB)} = \frac{R_{SOURCE} \times I_{OZ1}}{V_{AREF} - V_{AGND}} \times 1024
\]

\(I_{OZ1}\) = specified leakage current.

Refer to the latest product datasheet for the value of \(I_{OZ1}\).

*Note:* Input leakage current is caused by parasitic current into the on-chip protection of the input pin; this protection is necessary to protect the device against ESD (electrical static discharge) and against overload.

6.2 Poor charging of the ADC internal resistance

During the sample time, the input capacitance (C_{IO} and C_{IN}) must be charged/discharged by the external source. The internal resistance of the source must allow the capacitance to reach its final value before the end of sample time.

If this does not happen, that is, if the source resistance is mismatched to the sample time, a voltage loss occurs at the sample and hold stage. This voltage loss causes an accuracy loss.
when increasing or decreasing the input voltage from \( V_{\text{AREF}}/2 \) (hold capacitor is precharged to \( V_{\text{AREF}}/2 \) before sampling to reduce charge/discharge time).

Refer to the product data sheet for details.

6.3 Errors due to high frequencies from input signal

Small but high frequency signal variations can result in increased conversion error: During sampling time, the analog signal is fed to an internal auto-zero circuitry. Signal variations (at least two opposite transitions) during this time can generate auto-zero error. Signal variations during sampling time generate excessively high or low conversion results; big variations (Example: 150 mV peak to peak variations at 1.5 MHz, with a 2.5 V offset for 1\( \mu \)s sampling time) can generate clamped results (0x000 or 0x3FF).

Although the sample and hold internal circuitry is integrating signal variations, other internal analog circuitry can be affected by signal transitions during sampling time.

The input analog signal should always be low pass filtered to ensure that high frequencies are rejected.

6.4 Reducing ADC errors

There are four possible optimizations:

- Minimize the total source impedance seen by the ST10
  This means choosing sensors with low output impedance (not always easy for some types of sensor) and minimizing the serial resistance of any protection devices between the analog source and the input pin (while still providing a voltage protection level compatible with the circuit specification).

- Match the sample time to the analog source impedance

- Match the sample time to the analog filter cut-off frequency to remove high frequencies
  The ST10F27x sampling time (ADC silicon configuration) shall be should be / must be / is 5 to 10 times shorter than the period of the cut-off frequency of the low-pass filter on ADC input signal.

- Reduce noise at the input pin
  Add an external RC filter (with attention to the source internal resistance). Compute the average value of different samples in the software routine.

6.5 \( V_{\text{AREF}} \) power-up and power-down sequence

\( V_{\text{AREF}} \) should always be lower than the 5 V supply (maximum = \( V_{\text{DD}} + 0.1 \) V). This is especially true for the power-up and power-down sequence when external devices are used to generate \( V_{\text{AREF}} \).
7 External memory interface

The ST10F27xZx provides an external bus controller EBC that can be interfaced with external memories and/or peripherals.

The ST10F27xZx external memory bus can easily interface with the STMicroelectronics external Flash memory (M29Fxx series). Some examples can be found in the application note AN2164 “Interfacing the ST10 with an external memory”. 
8 Connecting to L4969

L4969 is a combined voltage regulator and low-speed CAN interface from STMicroelectronics.

The following figure shows how to connect the L4969 CAN interface to the ST10F27x microcontroller when working on an SPI bus with multiple peripherals.

*Note:* For further information on the L4969, please refer to the L4969 datasheet and the available application notes for this device.

When no other peripherals are connected to the SPI bus, the L4969 can be directly connected to the ST10 SPI lines without any further constraints.

**Figure 7.** ST10F27x connected to L4969 and other SPI devices
9 Revision history

Table 4. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>31-Jul-2007</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>