Introduction

With the ever-increasing number of mobile devices adopting the USB bus as the standard communication port and source for recharging, a standardization of the characteristics of the charging devices and methods to detect them is required to optimize the performance of the charging process and reduce the risks of damaging standard USB ports.

The new USB battery charging specification provides rules and guidelines to follow when designing new USB architectures capable of battery charging and when defining new charging host ports. The specification also extends the range of current which can be drawn from a USB port.

In order to be able to distinguish between this new class of USB ports, standard USB host ports and dedicated chargers, the new specification also defines detection methods which must be used to determine the right amount of current the portable device can draw from the USB bus. This also guarantees backward compatibility with standard USB ports.

The STUSBCD01B is a USB charging detection IC developed on the base of the USB battery charging specification which can be easily added in new platforms to provide them with charging detection capability.
Contents

1  STUSB01B description .............................................. 3
2  Application circuit .................................................. 4
3  Interface and control pins ......................................... 6
   3.1  Status/method pin ........................................... 6
   3.2  Detect pin ................................................... 6
   3.3  Default method pin .......................................... 7
4  Current sink detection method .................................... 8
5  Dedicated charger detection method .............................. 11
6  Software detection and hardware detection ..................... 14
7  References .......................................................... 15
8  Revision history .................................................... 16
1 STUSBCD01B description

The STUSBCD01B is the ideal solution for all mobile products using the USB bus for battery charging. It can be used in all USB architectures (low-, full- or high-speed) where the transceiver or the battery charger does not have smart charger detection. The STUSBCD01B implements two different detection methods to distinguish between dedicated chargers, charging host ports and standard host ports.

The device can be fully controlled through digital inputs (software detection mode) and is also able to perform the charger detection automatically when the battery voltage is too low to allow the application controller to be operative (hardware detection mode). A $V_{BAT}$-referred open-drain output (detect) is available for direct control over the USB charging controller.

The STUSBCD01B also provides a clamping circuit which can be used to protect each USB IC connected to the USB $V_{BUS}$ against overvoltage. The device requires few external components and its power consumption is extremely low.
The STUSBCD01B requires only five external components:
- two capacitors to bypass the power supplies to ground
- one resistor for the $V_{BUS}$ clamping circuit
- two series resistors on the DP/DM data lines

Figure 1 shows the typical application circuit for the STUSBCD01B.

The STUSBCD01B can operate in two different modes: hardware detection mode, which does not require external control, and software detection mode. The user can choose between two different detection methods: dedicated method and current sink method. More details on each operating mode are provided in the following paragraphs. The operating mode is defined by the status of the digital I/Os, $V_{BAT}$ voltage, $V_{IO}$ voltage and default method input. See Table 1 for a summary of all operating conditions.
The external resistors are very important to guarantee proper operation:

- The R1 and R2 series resistors are needed to mask the DP/DM pins' parasitic capacitance which is seen on the bus during high-speed USB communication. Removing these resistors might lead to degradation of USB high-speed signal quality and eye pattern failure. A value of 470 $\Omega$ is suggested in order to have optimal performance;

- The R3 resistor is required for the VBUS clamping feature. If a value of 470 $\Omega$ is used, the VBUS pin voltage (node A) never exceeds 6 V when USB VBUS voltages up to 10 V are applied (node B). Every device needing overvoltage protection must be connected to the VBUS pin of the STUSBCD01B as shown in Figure 1: STUSBCD01B application circuit (node A). Bus-powered devices cannot take advantage of this clamping feature because high currents drawn from the USB VBUS voltage would cause a voltage drop over the R3 resistor. If this voltage drop is too high, the device's VBUS comparators would read a false VBUS level which might lead to malfunctioning. It is therefore strongly recommended to connect bus-powered USB devices directly to the USB receptacle's VBUS line (node B).
3 Interface and control pins

The STUSBCD01B is controlled and communicates with the controller using 5 I/Os. While shutdown and OE are standard $V_{IO}$ referred CMOS inputs, the remaining pins (Status/Method, default method and detect) have different characteristics.

3.1 Status/method pin

This pin is either input or output depending on the operating conditions. It is input before the start of the detection process (used to set the detection method) and is output at the end of the detection process (it outputs the result of the detection). The application designer should program the application controller so that it sets the level of this pin ($V_{IO}$ or GND) before the detection starts and maintains it during the falling edge of the shutdown signal (when the value is internally latched). The STUSBCD01B then outputs the detection result (at the end of detection) on this pin and therefore the application should read it after the maximum detection time has passed (see parameters $T_{BUS\_DET\_CS}$ and $T_{BUS\_DET\_DC}$ on the STUSBCD01B datasheet). The output structure is not a standard CMOS output but consists of a weak pull-up or a weak pull-down (~10 kΩ) connected to the pin depending on the detection result as shown in figure 2.

![Figure 2. Status/method pin I/O](image)

3.2 Detect pin

This pin is an open-drain output which can be used as a $V_{BAT}$ referred signal for the detection result. It is always enabled in hardware detection mode, while in software detection mode it is enabled/disabled by the OE (active low) digital input. When enabled, the open-drain structure (see Figure 3) uses a PMOS transistor to pull the pin high ($V_{BAT}$) when the detection is successful, otherwise an internal pull-down resistor (~ 300 kΩ) keeps the output low.
3.3 Default method pin

This pin is a $V_{BAT}$ referred digital input. It is used to choose the detection method in hardware detection mode. Its level is ignored in software detection mode. It has to be driven high for the current sink method, low for the dedicated method.

*Note:* This pin must never be left floating to avoid increased power consumption.
4 Current sink detection method

The STUSBCD01B's current sink detection method is suitable to detect both dedicated USB chargers (e.g. wall chargers) and charging host ports and distinguish them from standard USB host ports. See figure 4 for a simplified schematic description of these devices.

A dedicated charger typically shorts the USB DP/DM lines with a resistance not greater than 200 Ω, while standard USB host ports have pull-down resistors connected to DP and DM (14.25 - 24.80 kΩ).

A charging host port is normally not distinguishable from standard host ports but if it detects that an external device connected to its DP/DM lines is attempting to perform a detection, then it simulates a short between DP/DM, applying a voltage source to DM ($V_{DM\_SRC} = 0.5 - 0.7$ V) and a current sink to DP ($I_{DP\_SINK} = 50 - 150$ µA).

After a stable $V_{BUS}$ voltage has been detected, if the STUSBCD01B is enabled, the state machine starts the detection procedure which consists of the following steps:

- Phase 1: a current sink is connected to the DM pin ($I_{DAT\_SINK} = 50 - 100$ µA);
- Phase 2: 5 ms (min) after DM current sink is connected, a voltage source ($V_{DAT\_SRC} = 0.615 - 0.7$ V) is applied to the DP pin and maintained for at least 100 ms;
- When the detection finishes, both the current sink and the voltage source are disconnected from the DP/DM pins. If the detection is successful, 40 ms (min.) after the end of the detection process, the detect and/or Status/Method outputs are pulled high.

The detection process can be interrupted if one of the following conditions is satisfied:

- $V_{BUS}$ voltage goes low;
- Shutdown input is pulled high (only in SW detection mode);
- Voltage levels on the DP/DM pins are different than expected.

The detection is successful if the DM pin is low during phase 1 and it goes high for at least 20 ms during phase 2.
The DM check during phase 1 is needed to ensure that PS2 to USB adapters, pulling the DM line high, are not recognized as chargers. If a PS2 port is recognized as a charger, the high current drawn during the charging process could damage old PC motherboards which is why the detection is stopped if the DM line is high during this phase.

On the other hand, if DM is low during phase 1, phase 2 is entered. If a dedicated charging port is connected to the DP/DM lines, the voltage source connected to the DP line pulls the DM line over the $V_{DAT\_REF}$ threshold because of the short-circuit between DP and DM inside the charging port. The same happens when a charging host port is connected. After detecting the $V_{DAT\_SRC}$ voltage on the DP line, the charging host port connects a voltage source to the DM line which exceeds the $V_{DAT\_REF}$ threshold.

Both ports allow the detection to be successful.

On the other hand, if a standard host port is connected to the DP-DM lines, the DM voltage during phase 2 is always low because of the pull-down resistor connected to it. This causes the detection to fail.

Figure 5. STUSBCD01B current sink method applied to a dedicated charger

The maximum value of $R_{DCHG\_DAT}$ recognized as a charger can be easily calculated: $V_{DAT\_SRC}$ minus the voltage drop on the series $R1+R2+R_{DCHG\_DAT}$ must not go below $V_{DAT\_REF}$. The worst-case conditions are obtained using the minimum value of $V_{DAT\_SRC}$ and $(R1+R2)$ and the maximum value for $V_{DAT\_REF}$ and $I_{DAT\_SINK}$:

**Equation 1**

$$V_{DAT\_SRC}(min) \cdot I_{DAT\_SINK}(max)(R1+R2+R_{DCHG\_DAT}) > V_{DAT\_REF}(max)$$

Therefore,

**Equation 2**

$$R_{DCHG\_DAT} < [(V_{DAT\_SRC}(min) \cdot V_{DAT\_REF}(max))I_{DAT\_SINK}(max)] \cdot (R1+R2)$$

Considering 1% tolerance for $R1$ and $R2$ (470 $\Omega$ nominal) and min/max values taken from the USB battery charging specification and the STUSBCD01B datasheet, we obtain:

**Equation 3**

$$R_{DCHG\_DAT} < [(0.615-0.34)/(100*10-6)](470*2*1.01) = 1800.6 \Omega$$
This shows that even by adding R1 and R2 series resistors there is still enough margin over the dedicated charger’s detection ($R_{\text{DCHG, DAT(max)}} = 200 \, \Omega$ according to USB specs).

In the case of charging host ports, $V_{\text{DM, SRC}}$ is applied directly to R2 as shown in figure 6. The maximum value for R2 which allows a charging host port to be recognized as the charger after it applies $V_{\text{DM, SRC}}$ and $I_{\text{DP, SINK}}$ to DM and DP can be calculated as follows:

**Equation 4**

$$V_{\text{DM, SRC(min)}} - R_2 \cdot I_{\text{DAT, SRC(max)}} > V_{\text{DAT, REF(max)}}$$

**Equation 5**

$$R_2 < \frac{(V_{\text{DM, SRC(min)}} - V_{\text{DAT, REF(max)}})}{I_{\text{DAT, SINK(max)}}}$$

That is:

**Equation 6**

$$R_2 < \frac{(0.5 - 0.34)}{(100 \times 10^{-6})} = 1600 \, \Omega$$

A value of 470 $\Omega$ (1%) is therefore well within limits.

**Figure 6.** STUSBCD01B current sink method applied to a charging host port
The STUSBCD01B’s current sink detection method is not able to distinguish between a charging host port and a dedicated charger. If the result of the current sink method detection is positive, the user may want to perform a new detection to understand what kind of charger is connected. The dedicated charger detection method is successful only if a dedicated charger is connected to the DP/DM lines. If the STUSBCD01B is enabled and configured to use this method, after a stable VBUS voltage is detected, the state machine starts the following operations:

- Phase 1: a current source (IDCH_SRC = 15 - 30 µA) is connected to the DP line. If at the end of this phase (100 ms min), both DP and DM lines are high, the detection proceeds to phase 2;
- Phase 2: IDAT_SINK current sink (same as in current sink method, 50 - 100 µA) is connected to the DM line for at least 40 ms.

If at the end of phase 2 both DP and DM are low, the detection is successful and detect and/or Status/Method outputs are pulled high.

If a standard host port is connected, the dedicated charger detection method stops at phase 1 because the pull-down resistor on the host side pulls the DM line low.

The case of a charging host port (CHP) is a little bit more complex. During phase 1, the CHP connects the IDP_SINK current sink to the DP line. This current sink is stronger than IDCH_SRC and therefore pulls the DP line low, causing the detection to fail (the voltage drop over the R1 resistor is negligible because of the low current flowing in it). If for some reason the voltage drop over IDP_SINK or R1 is higher than expected and the voltage at the STUSBCD01B’s DP pin exceeds the VDAT_REF threshold, the state machine proceeds to phase 2 which fails because the DM line is driven high by VDM_SRC connected inside the HCP (the DM line is expected to be low during phase 2). This scenario is shown in figure 7.

The maximum value for the R2 resistor can be easily calculated:

**Equation 7**

\[ V_{DM\_SRC(min)} - R2 \times I_{DAT\_SINK(max)} > V_{DAT\_REF(max)} \]
Equation 8
\[ R_2 < \frac{(V_{DM_{SRC}(min)} - V_{DAT_{REF}(max)})}{(I_{DAT_{SINK}(max)})} \]

Equation 9
\[ R_{2\text{(max)}} = \frac{(0.5 - 0.34)}{(100\times10^{-6})} = 1600 \Omega \]
This result is consistent with the value in Equation 6 on page 10.

In the case of a dedicated charger, the maximum DP/DM short resistance which is detected as a charger can be calculated as follows. During phase 1, the value is not significant as \( I_{DAT_{SINK}} \) is off, therefore the resistor series \( \{R_1 + R_{DCHG_{DAT}} + R_2\} \) is connected to a high voltage on the DP side and is floating on the DM side. The voltage is high on both sides.

During phase one, the DM voltage is equal to the voltage drop over \( I_{DAT_{SINK}} \). This current sink is designed to have a maximum voltage drop, while in operation, of 150 mV. This value is lower than \( V_{DAT_{REF}} \) so it is not critical. In order for the detection to be successful, the DP line must also be low during phase 2:

Equation 10
\[ V_{DAT_{SINK}(max)} + I_{DAT_{SINK}(max)} \left[ R_{DCHG_{DAT}} + (R_1 + R_2)(max) \right] < V_{THDPL\text{(min)}} \]

Equation 11
\[ R_{DCHG_{DAT}} < \frac{[V_{THDPL\text{(min)}} - V_{DAT_{SINK}(max)}]I_{DAT_{SINK}(max)}}{(R_1 + R_2)(max)} \]

Considering 1% tolerance for \( R_1 \) and \( R_2 \) (470 \( \Omega \) nominal) we obtain:

Equation 12
\[ R_{DCHG_{DAT}(max)} = \frac{[0.6 - 0.15]}{(100\times10^{-6} \times 2 \times 1.01)} = 3550.6 \Omega \]

This result is higher than the one found in Equation 3 on page 9 for the current sink method. The actual result is even higher than this because in the above calculation we have considered a maximum value for the current flowing in the resistors higher than the real one. In fact, having two different current sources on the same branch causes the current to be set to the value of the weak current source (max 30 \( \mu \)A).

This shows that both methods are quite robust and there is sufficient margin in the choice of the \( R_1 \) and \( R_2 \) resistor values.
Figure 8. STUSBCD01B dedicated charger detection method applied to a dedicated charger

Diagram showing the dedicated charger detection method with labels:
- STUSBCD01
- $I_{DCH\_SRC}$
- $V_{THDPL}$
- $V_{DAT\_REF}$
- $I_{DAT\_SINK}$

Note: $I_{DCH\_SRC}$ is connected only during phase 2.
6 Software detection and hardware detection

If the battery voltage is not high enough to wake up the application controller but is higher than 2.2 V, the STUSBCD01B can perform an automatic detection to allow the user to start charging the battery and make its voltage reach a value which will wake up the ASIC. This automatic detection is called hardware detection while the ASIC controlled detection is referred to as software detection.

When the ASIC wakes up, the result of the hardware detection is available until the STUSBCD01B is reset.

The hardware detection mode is automatically entered when the $V_{IO}$ voltage is not available. In this mode of operation all $V_{IO}$ referred inputs are ignored and the detection method is set using the default method pin as described in Table 1 on page 5.

As in the software detection mode, the start of the detection process is triggered by the $V_{BUS}$ voltage going high. If the detection fails but the $V_{BUS}$ voltage is still present, a new detection is performed once per second in an infinite loop as shown in the simplified flowchart in figure 9. This periodic detection is stopped only if:

- the detection result is positive;
- the $V_{BUS}$ voltage drops under the $V_{TH_{VBUS}}$ threshold;
- the $V_{IO}$ voltage goes high.

---

Figure 9. HW/SW detection flowchart

- $V_{BUS}$ goes HIGH
- Is $V_{IO}$ High?
  - Yes: SW detection → End
  - No: HW detection
    - Timer expired Or $V_{IO}$ high?
      - Yes: Start 1s timer
        - Is DET(*) High?
          - Yes: END
          - No: HW detection
    - No: End

(*) DET = Detect. High if charger detected
7 References

- STUSBCD01B datasheet
- USB battery charging draft specification rel.1.1.
8 Revision history

Table 2. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>21-Sep-2009</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>

