The minimization of the power drawn from the mains under light load conditions (Standby, Suspend or some other idle mode) is an issue that is recently becoming of great interest, above all else because new and more severe standards are coming into force.

This is already well-established in the area of computer monitors, where norms define precisely the various idle modes and the relevant maximum consumption admitted, but more and more often power supplies for other pieces of office equipment (i.e. printers, photocopiers, fax machines, AC-DC adaptors, etc.), are required to accomplish with specifications concerning energy saving.

Anyway, minimizing the power wasted by a lightly loaded switch-mode converter is a demanding challenge for power supply designers and, to achieve the goal, an appropriate design strategy is required.

The L5991 PWM controller is particularly suitable for SMPS of equipment that must comply with standards concerning energy saving. The device, optimized for flyback topology, monitors the power demanded by the load and changes the operating frequency of the converter accordingly: high frequency at heavy load, low frequency at light load.

In this way, power losses dependent on frequency are reduced at light load maintaining, at the same time, the advantages offered by a high switching frequency at heavy load.

The frequency reduction is very helpful but is not the only means needed to minimize power losses. This note surveys the above mentioned functionality of the L5991 (called “Standby” function) as well as the most significant points to consider in order to achieve the goal of a very efficient lightly loaded flyback.

Figure 1. L5991 Internal Block Diagram

Anyway, minimizing the power wasted by a lightly loaded switch-mode converter is a demanding challenge for power supply designers and, to achieve the goal, an appropriate design strategy is required.
The key point of this strategy is a low switching frequency. It is well-known that many of the power loss sources in a lightly loaded flyback waste energy proportionally to the switching frequency, hence this should be reduced as much as possible. On the other hand, it is equally well-known that a low switching frequency leads to bigger and heavier magnetics and makes filtering more troublesome.

It is then desirable to make the system operate at high frequency under nominal load condition and to reduce the frequency when the system works in a low-consumption mode. This requires a special functionality of the controller: it should be able to recognize automatically the condition of light or heavy load and should adjust its operating frequency accordingly.

The L5991 PWM controller, with its "Standby function", meets exactly this requirement. The function is optimized for flyback topology: in fact, power supply of office equipment lies most often in the medium-low power range, where flyback topology features the lowest cost/performance ratio and is, therefore, the favorite one.

However, the goal of power losses minimization cannot be achieved with only a simple reduction of the switching frequency. Although the most important, this is only one of the numerous points of a wide-ranging strategy that must be looked into on the whole.

This application note is composed of two distinct parts. The first part deals with the L5991, describes the operation of the "Standby function" in detail and states several relationships useful for the design. The second one provides an overview of the points to be considered in the above-mentioned strategy, as well as a number of tips that can be helpful.

1) DESIGNING WITH THE L5991 PWM CONTROLLER

The L5991

The device, whose internal block diagram is shown in fig. 1, is based on a standard "peak" current mode PWM controller, such as the UC384x family, with the addition of numerous ancillary features among which Standby function is the most noticeable.

The L5991, which is available in DIP16 and SO16N packages, features the following characteristics:

- Very low start-up current (75 µA typ. - 120 µA max.);
- Low quiescent current (7 mA typ. - 10 mA max.);
- Internal reference with 1% precision guaranteed (@ Tj=25°C);
- High current capability, large bandwidth, high slew-rate error amplifier;
- High-speed current loop (< 100 ns delay to output);
- High current capability totem-pole output for MOSFET or IGBT drive;
- Standby function;
- IN/OUT synchronization;
- Precise maximum duty cycle control;
- Programmable soft-start;
- 100 ns Leading Edge Blanking on current sense for increased noise immunity;
- Overcurrent protection with soft-start intervention;
- Latched disable function;

All these characteristics are described in detail in the datasheet of the device. In this context, however, it is worth emphasizing the low current consumption of the device, both before start-up and when running. Along with the standby function, the low consumption turns out to be particularly useful for minimizing losses.

Table 1 compares these characteristics with the UC384XA/B family.

Table 1. L5991 vs. UC384XA/B family

<table>
<thead>
<tr>
<th>CONTROLLER</th>
<th>START-UP CURRENT</th>
<th>QUIESCENT CURRENT</th>
<th>STANDBY FUNCTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>L5991</td>
<td>75µA typ. 120µA max.</td>
<td>7.0mA typ. 10.0mA max.</td>
<td>yes</td>
</tr>
<tr>
<td>UC384XA/B</td>
<td>300µA typ. 500µA max.</td>
<td>12mA typ. 17mA max.</td>
<td>no</td>
</tr>
</tbody>
</table>
The L5991 can be used in off-line SMPS' with any single-ended topology. However, its features make the device particularly useful for power supplies based on flyback topology for office equipment that must comply with standards concerning energy saving. Monitor displays, printers, photocopiers, scanners and fax machines are the most noticeable examples.

**Standby function description**

The L5991 automatically detects a light load condition for the converter and decreases the oscillator frequency on that occurrence. The normal (higher) oscillation frequency is automatically resumed when the output load builds up and exceeds a defined threshold. This functionality is called “Standby function”.

Like in every “peak” current mode controller, the output voltage ($V_{COMP}$) of the Error Amplifier (E/A) of the device moves depending on the power drawn from the mains (see Appendix “Peak Current Mode Control Basics”). The basic principle of the Standby is then monitoring the E/A output.

If the peak primary current decreases as a result of a decrease of the power demanded by the load $V_{COMP}$ will decrease as well. If this falls below a fixed threshold ($V_{T1}$), the oscillator, which was working at $f_{osc}$, will be forced to work at a lower value ($f_{SB}$). The frequency drop, however, implies a sudden increase of the peak primary current and, therefore, of $V_{COMP}$. Some hysteresis will be necessary to prevent the frequency from switching back to $f_{osc}$. In fact, $V_{COMP}$ will have to exceed a second threshold ($V_{T2} > V_{T1}$) in order for the oscillator frequency to be reset at $f_{osc}$. The hysteresis ($V_{T2}-V_{T1}$) will be large enough to prevent the above mentioned undesired phenomenon. This operation is shown in fig. 2.

Fig. 3 shows how the function is implemented internally. Only one pin (ST-BY, 16) is required and is used to connect an external resistor ($R_{B}$) to the oscillator pin (RCT, 2). In this way, both the normal and the standby frequency are externally programmable.

The capacitor $C_T$ and the resistor $R_B$, along with $R_A$, set the operating frequency of the oscillator in normal operation ($f_{osc}$). In fact, as long as the STANDBY signal is high, the pin is internally connected to the reference voltage $V_{REF}$ by a N-channel FET (see fig. 3), thus the timing capacitor $C_T$ is charged through $R_A$ and $R_B$. When the STANDBY signal goes low the N-channel FET is turned off and the pin becomes floating. $R_B$ is now disconnected and $C_T$ is charged through $R_A$ only. In this way the oscillator frequency ($f_{SB}$) will be lower.

The oscillation frequency can be estimated with the following approximate relationships:

$$f_{osc} \approx \frac{1}{C_T \cdot (0.693 \cdot (R_A/R_B) + K_T)} \quad (1),$$
which gives the normal operating frequency, and:
\[ f_{SB} = \frac{1}{C_T \cdot (0.693 \cdot R_A + K_T)} \]  
(2)
which gives the standby operating frequency, that is the one the converter will operate at when lightly loaded. In the above expressions, \( R_A // R_B \) means:
\[ R_A // R_B = \frac{R_A \cdot R_B}{R_A + R_B} \]  
(3),
and \( K_T \), defined as:
\[ K_T = \begin{cases} 90, \ V_{15} = \text{VREF} \\ 160, \ V_{15} = \text{GND/OPEN} \end{cases} \]  
(4)
is related to the duration of the falling-edge of the sawtooth. In case \( V_{15} \) is connected to \( \text{VREF} \), however, the switching frequency will be a half the values resulting from (1) and (2).
Fig.3 shows also the comparator with hysteresis that recognizes the load condition of the converter. The thresholds \( V_{T1} \) and \( V_{T2} \) are internally fixed at 2.5 V and 4 V respectively (typical values). With reference to Fig. A1 in Appendix, the peak voltages on the current sense pin of the L5991 (ISEN, 13) relevant to \( V_{T1} \) and \( V_{T2} \) are:
\[ V_{cspk1} = \frac{V_{T1} - 2 \cdot V_i}{3} = \frac{2.5 - 2 \cdot 0.7}{3} = 0.367 \text{V} \]  
(5)
\[ V_{cspk2} = \frac{V_{T2} - 2 \cdot V_i}{3} = \frac{4.0 - 2 \cdot 0.7}{3} = 0.867 \text{V} \]  
(6).
It is more convenient to refer to the thresholds \( V_{cspk1} \) and \( V_{cspk2} \) (rather than \( V_{T1} \) and \( V_{T2} \)), because they can be immediately related to the peak input current. Although having fixed thresholds may seem a lack of flexibility, in reality it is possible to adjust the thresholds in terms of input power level, if needed, by adding a DC offset voltage (\( V_O \)) on the current sense pin.

Standby Operation Analysis

In this context, flyback converters are classified as stated in the appendix "Flyback Basics". Another assumption is that the delay to output of the L5991 is compensated, thus the offset voltage \( V_o \) is intended as the amount exceeding the value needed for compensation (see Appendix "Peak current mode control Basics"). This analysis does not take other non-idealities into consideration, thus the results are approximate.

Please refer to the appendix for an explanation of symbols, terminology and formulas.
When \( V_{COMP} = V_{T1} \), that is on the boundary of the standby mode, the peak input current is equal to:
\[ I_{ppk1} = \frac{V_{cspk1} - V_o}{R_s} = \frac{0.367 - V_o}{R_s} \]  
(7),
corresponding to the standby input power which, under the assumption of DCM (Discontinuous Conduction Mode) operation, can be expressed as:
\[ P_{inSB} = \frac{1}{2} \cdot L_p \cdot f_{osc} \cdot \left( \frac{0.367 - V_o}{R_s} \right)^2 \]  
(8).
The standby power can be expressed also in terms of the maximum input power (\( P_{inmax} \)). This is set by the sense resistor \( R_s \), which is selected so as to limit the peak primary current at the value (\( I_{ppkmax} \)) relevant to \( P_{inmax} \):
\[ R_s = \frac{1 - V_o}{I_{ppkmax}} = \frac{(1 - V_o) \cdot \sqrt{L_p \cdot f_{osc}}}{2 \cdot P_{inmax}} \]  
(9).
By substituting (9) in (8) it is possible to obtain:

$$P_{inSB} = P_{inmax} \cdot \left( \frac{0.367 - V_o}{1 - V_o} \right)^2$$ (10).

The frequency change \( f_{osc} \Rightarrow f_{SB} \) pushes flyback into a deeper DCM operation and causes a sudden increase of the peak primary current (since the input power does not change). As a result, the peak voltage on current sense will jump from \( V_{cspk1} \) to:

$$V_{cspk1} = V_o + R_s \cdot \sqrt{\frac{2 \cdot P_{SB}}{L_P \cdot f_{SB}}} = V_o + (1 - V_o) \cdot \sqrt{\frac{P_{SB}}{P_{inmax}}} \cdot \sqrt{\frac{f_{osc}}{f_{SB}}}$$ (11).

This value must be \(< V_{cspk2} \) not to exceed the hysteresis of the internal comparator, which would cause the operating frequency to switch back and forth between \( f_{osc} \) and \( f_{SB} \). This constraint sets a maximum limit on the frequency change:

$$\frac{f_{osc}}{f_{SB}} < \left( \frac{0.867 - V_o}{0.367 - V_o} \right)^2$$ (12).

Provided equation (12) is fulfilled, the input power \( (P_{inNW}) \) at which the normal operation frequency is resumed \( (f_{SB} \Rightarrow f_{osc}) \) will be:

$$P_{inNW} = \frac{1}{2} \cdot L_p \cdot f_{SB} \cdot \left( \frac{0.867 - V_o}{R_s} \right)^2$$ (13)

which, considering position (9), can be also expressed in the following terms:

$$P_{inNW} = P_{inmax} \cdot \left( \frac{0.867 - V_o}{1 - V_o} \right)^2 \cdot \frac{f_{SB}}{f_{osc}} = P_{inSB} \cdot \left( \frac{0.867 - V_o}{0.367 - V_o} \right)^2 \cdot \frac{f_{SB}}{f_{osc}}$$ (14).

Figure 4. Circuit for the adjustment of the standby thresholds.

The inspection of equations (8)...(14) shows that adding an offset \( V_o \) lowers the ratios \( P_{inSB}/P_{inmax} \) and \( P_{inNW}/P_{inmax} \) and raises the limit of \( f_{osc}/f_{SB} \) (with respect to the values with \( V_o = 0 \)).

This is equivalent to lowering the internal thresholds \( V_{T1} \) and \( V_{T2} \). The effect will be more pronounced on \( V_{T1} \) than on \( V_{T2} \). In practice, the internal thresholds have been fixed at the maximum value able to allow high enough a frequency jump, with a certain margin, leaving to an external circuit (like the one shown in fig. 4) the duty of the adjustment, if necessary.

Referring now to MCM (Mixed Conduction Mode) and CCM (Continuous Conduction Mode) systems, the peak voltage on the current sense pin is given by:

$$V_{cspk} = \begin{cases} V_o + R_s \cdot \left( \frac{P_{in}}{V_E} + \frac{V_E}{2 \cdot Z_E} \right) & P_{in} > P_{inT} \\ V_o + R_s \cdot \sqrt{\frac{2 \cdot P_{in}}{Z_E}} & P_{in} > P_{inT} \end{cases}$$ (15)

where \( Z_E \) is to be evaluated at \( f_{sw} = f_{osc} \) or \( f_{sw} = f_{SB} \), depending on the operating mode. At the transition CCM \( \leftrightarrow \) DCM the peak voltage on the current sense pin will be:

$$V_{cspkT} = V_o + R_s \cdot \frac{V_E}{Z_E}$$ (16).
If the sense resistor $R_s$ is selected as follows:

$$R_s = \frac{1 - V_o}{I_{p,pk,\text{max}}} = \frac{1 - V_o}{P_{\text{in,\text{max}}} \cdot V_{\text{E,\text{min}}} + 2 \cdot Z_E}$$

(with $Z_E$ evaluated at $f_{sw} = f_{\text{osc}}$), the peak voltage on the current sense pin at transition will be given by:

$$V_{\text{cspk,T}} = V_o + (1 - V_o) \cdot \frac{V_E}{V_{\text{E,\text{min}}}} \cdot \frac{2 \cdot P_{\text{in,T}}}{P_{\text{in,\text{max}}} + P_{\text{in,T,min}}}$$

(18),

(with $P_{\text{in,T}}$ and $P_{\text{in,T,min}}$ evaluated at $f_{sw} = f_{\text{osc}}$). It will assume its minimum value at minimum mains voltage (that is, @ $V_E = V_{\text{E,\text{min}}}$ ⇒ $P_{\text{in,T}} = P_{\text{in,T,min}}$):

$$V_{\text{cspk,T,min}} = V_o + (1 - V_o) \cdot \frac{2}{1 + \frac{P_{\text{in,\text{max}}}}{P_{\text{in,T,min}}}}$$

(19).

Table A2 in appendix shows that in MCM systems (for which $P_{\text{in,T,min}} \leq P_{\text{in,\text{max}}} \leq P_{\text{in,T,max}}$) the ratio $P_{\text{in,T,max}} / P_{\text{in,T,min}}$ does not exceed 3.31 in practical cases. This means that also $P_{\text{in,\text{max}}} / P_{\text{in,T,min}}$ will not exceed 3.31. As a result, the transition from CCM to DCM will occur at $V_{\text{cspk}}$ values that do not exceed $2 / (1+3.31) = 464$ mV (when $V_o = 0$, and even larger values when $V_o > 0$).

In the end, since $V_{\text{cspk,T}} = 367$ mV, when the L5991 activates the standby frequency MCM systems are operating in DCM. The standby input power will then be found once more from equation (8) which, accounting for (17) and after some manipulations, yields:

$$\frac{P_{\text{in,SB}}}{P_{\text{in,\text{max}}}} = \frac{1}{4} \cdot \left( \frac{0.367 - V_o}{1 - V_o} \right)^2 \cdot \left( 1 + \frac{P_{\text{in,\text{max}}}}{P_{\text{in,T,min}}} \right)^2 \cdot \frac{P_{\text{in,T,min}}}{P_{\text{in,\text{max}}}}$$

(20).

Besides, all the considerations leading to equation (12), as well as equation (12), still apply. This will always be true if $V_{\text{cspk,T,min}}$ is greater than $V_{\text{cspk,1}}$, that is if the ratio $P_{\text{in,\text{max}}} / P_{\text{in,T,min}}$ is such that:

$$\frac{P_{\text{in,\text{max}}}}{P_{\text{in,T,min}}} \leq 1.633 - V_o$$

(21)

(= 4.45 for $V_o = 0$), which includes also a class of CCM systems. In practice, the above equations apply to the large majority of common flyback designs.

Once the system is in standby mode, in equations (15) $Z_E$ must be evaluated for $f_{sw} = f_{\text{SB}}$, becoming $Z_E'$. This will modify also $P_{\text{in,T}}$, $P_{\text{in,T,min}}$ and $V_{\text{cspk,T}}$: they all increase and become $P_{\text{in,T'}}$, $P_{\text{in,T,min}'}$ and $V_{\text{cspk,T'}},$ respectively.

When $V_{\text{cspk,T'}} = V_{\text{cspk,2}}$, that is when the input power is $P_{\text{in,\text{NW}}}$ and the frequency is to be switched back to $f_{\text{osc}}$, the system can be working either in DCM or CCM, depending on the $f_{\text{osc}} / f_{\text{SB}}$ ratio and on $V_E$ (that is, on the input voltage). In other words, it depends on whether $V_{\text{cspk,T'}}$ is greater or less than $V_{\text{cspk,2}}$. It is possible to find that if the following condition:

$$\frac{f_{\text{osc}}}{f_{\text{SB}}} \geq \frac{1}{2} \cdot \frac{0.867 - V_o}{1 - V_o} \cdot \frac{V_{\text{E,\text{min}}}}{V_E} \cdot \left( 1 + \frac{P_{\text{in,\text{max}}}}{P_{\text{in,T,min}}} \right)$$

(22)

is fulfilled, then $V_{\text{cspk,T'}}>V_{\text{cspk,2}}$ and the system will be working in DCM.

The right side of (22), for $V_o = 0$, is top limited at 1.87 in MCM systems. Considering that in most practical cases the $f_{\text{osc}} / f_{\text{SB}}$ ratio will not be less than 2, it is possible to leave out the case of CCM operation. This makes things easier because there would be also a dependence of $P_{\text{in,\text{NW}}}$ on $V_E$.

In the end, $P_{\text{in,\text{NW}}}$ will be given again by equation (13) which, rearranged more conveniently, becomes:

$$\frac{P_{\text{in,\text{NW}}}}{P_{\text{in,\text{max}}}} = \frac{1}{4} \cdot \left( \frac{0.867 - V_o}{1 - V_o} \right)^2 \cdot \left( 1 + \frac{P_{\text{in,\text{max}}}}{P_{\text{in,T,min}}} \right)^2 \cdot \frac{P_{\text{in,T,min}}}{P_{\text{in,\text{max}}}} \cdot \frac{f_{\text{SB}}}{f_{\text{osc}}}$$

(23)
The inspection of equations (15)–(23) shows that also in MCM systems the effect of the offset \( V_o \) is the same as in DCM systems. Furthermore, the internal thresholds \( V_{T1} \) and \( V_{T2} \) are such that a large range of applications can be covered without any external adjustment.

**Standby function setup**

It is difficult to outline a general procedure for the use of the L5991's standby function because the constraints of a specific design may be different types and are not known in advance. It is possible, however, to provide some diagrams that summarize the analysis previously carried out and that can be used for reference.

In figure 5 the ratio \( P_{inSB} / P_{inmax} \) is plotted against the offset voltage on current sense \( V_o \), for different values of the parameter \( K_M \) defined as:

\[
K_M = \frac{P_{inmax}}{P_{inTmin}} \quad (24).
\]

In figure 6, the ratio \( P_{inNW} / P_{inmax} \) is plotted against the ratio \( f_{osc} / f_{SB} \) for the two extreme values (0 and 200 mV) considered for \( V_o \).

The inspection of such diagrams shows a large influence of \( V_o \) on \( P_{inSB} \), but a much smaller influence on \( P_{inNW} \), which depends mainly on the ratio \( f_{osc} / f_{SB} \). If the values of \( f_{osc} \) and \( f_{SB} \) are both already fixed, there is little room for the adjustment of \( P_{inNW} \). This is not usually a problem because there is no harmful effect if the converter is operating at \( f_{sw} = f_{SB} \) even when the load is not so light (e.g., 40% of the maximum load or even more).

This considering, one possible step-by-step procedure could be the following:

1. Check whether the flyback is DCM or MCM. To this end, from table (A1) pick up the value of \( V_{Emin} \) relevant to the specification value and calculate \( I_{ppkTmin} \):

\[
I_{ppkTmin} = \frac{V_{Emin}}{Z_E} = \frac{V_{Emin}}{L_p \cdot f_{osc}}
\]

If the resulting value is greater than 1/Rs then the system will be DCM, otherwise MCM.

2. Calculate \( P_{inmax} \). If the system is DCM use the following equation:

\[
P_{inmax} = \frac{1}{2} \cdot L_p \cdot \left( \frac{1}{R_s} \right)^2 \cdot f_{osc} \quad (DCM)
\]

otherwise use:

\[
P_{inmax} = \frac{V_{Emin}}{R_s} - \frac{V_{Emin}^2}{2 \cdot L_p \cdot f_{osc}} \quad (MCM).
\]
3. Calculate $P_{\text{inTmin}}$:

$$P_{\text{inTmin}} = \frac{V_{\text{Emin}}^2}{2 \cdot L_p \cdot f_{\text{osc}}}$$


5. In the diagrams of fig. 5, select the curve whose $K_M$ value is closest to the one calculated in the previous step. Then find the offset voltage $V_o$ to be applied to the current sense pin so that the standby power $P_{\text{inSB}}$ is close to the target value.

6. Select the curve whose $K_M$ value is closest to the one calculated in step 4 in either diagram of fig. 6, depending on the value of $V_o$ selected in the previous step. Then find the $f_{\text{osc}}/f_{\text{SB}}$ ratio that better fits the target value of $P_{\text{inNW}}$, consistently with the constraints imposed by the specifications.

7. Calculate the new value of $R_s$ ($R_s'$) needed to get the same $P_{\text{inmax}}$:

$$R_s' = R_s \cdot (1 - V_o)$$

Standby function and error amplifier compensation

The control loop of a L5991-based flyback must be stable over a very wide range of operating conditions. These include the entire input voltage range and an input power going from $P_{\text{inSB}}$ to $P_{\text{inmax}}$ when operating at $f_{\text{SW}} = f_{\text{osc}}$ and from $P_{\text{inmin}}$ to $P_{\text{inNW}}$ at $f_{\text{SW}} = f_{\text{SB}}$. Moreover, the transition from standby mode to normal operation and vice versa must not have uncertainties. This requires the output of the error amplifier to react to frequency changes without overshoots and undershoots that exceed the other threshold, thus causing the oscillator frequency to switch back and forth between $f_{\text{SB}}$ and $f_{\text{osc}}$.

And finally, when flyback operates in CCM, its control-to-output transfer function ($dV_{\text{out}}/dV_{\text{COMP}}$, where $V_{\text{COMP}}$ is the output voltage of the error amplifier of the L5991) features the so-called RHP (Right-Half Plane) zero, which boosts the gain like a normal zero (a zero lying on the left-half plane) but lags the phase like a pole. The RHP zero, which shifts with the duty cycle, is difficult if not impossible to compensate and therefore must be kept well beyond the closed-loop bandwidth. This sometimes means that the bandwidth must be narrow.

From what told above, to achieve stability under all operating conditions, the error amplifier will need quite a heavy compensation, such that the overall bandwidth may be even narrower than $f_{\text{SB}}/4$ to $f_{\text{SB}}/5$, which one could expect. As a result, the transient response of such a system will not be extremely fast. On the other hand, the applications requiring the standby function do not have such a need.

2) OPTIMIZING THE DESIGN FOR MAXIMUM EFFICIENCY AT LIGHT LOAD

Start-up & self-supply circuits.

Usually the start-up circuit is most commonly realized with a resistor ($R_{\text{START}}$) that draws current from the rectified and filtered DC bus (fig. 7 a). This solution is cheap but not the most efficient.

A reduction of the power dissipated at high mains voltage can be achieved by connecting the start-up resistor to the AC side of the bridge rectifier through a low-voltage diode (see fig. 7b).

In both circuits, $R_{\text{START}}$ carries the start-up current of the controller IC in addition to the one needed to charge the supply capacitor ($C_{\text{SUPPLY}}$) up to the start-up threshold of the IC. This current must be ensured even at the minimum line voltage ($V_{\text{ACmin}}$), which imposes a limit on the maximum value of $R_{\text{START}}$.

In practice, however, $R_{\text{START}}$ will be quite lower than the maximum value, despite this increases power dissipation especially at maximum mains voltage ($V_{\text{ACmax}}$). In fact, the higher $R_{\text{START}}$ is, the less current is available to charge $C_{\text{SUPPLY}}$ and therefore the longer the supply voltage takes to reach the start-up threshold ($V_{\text{TH}}$) of the IC, in particular at minimum mains. To reduce this wake-up time (having fixed $R_{\text{START}}$), the supply capacitor should be as low as possible, accounting for the time necessary for the self-supply circuit to take over and sustain the operation of the IC (see fig. 8).
Figure 7. Possible start-up circuit configurations

![Possible start-up circuit configurations diagram]

a) 

b) 

c)
Refer to appendix "Light load losses evaluation" for the calculation of the maximum $R_{\text{START}}$ and an estimate of power dissipation and wake-up time.

The circuit of fig. 7c is active only during the start-up period, therefore it reduces dramatically the power dissipated. Once the system is running, the start-up MOS is turned off and the only significant consumption is on the $2\Omega$ resistor (less than 20mW in a wide-range mains application). The components in the dashed box can be omitted, provided the supply voltage of the IC ($V_{\text{CC}}$) is 18V or more, so that the gate-to-source voltage of the MOS is below the turn-on threshold.

This circuit can deliver several mA, thus the system will wake up very quickly. On the other hand, it requires several additional parts (mainly, a small high voltage MOS) and therefore has an impact on the overall cost that needs to be evaluated by the designer.

The $I_{\text{START}}$ of the L5991 is low enough ($120\mu$A max.) to achieve a reasonably low consumption even with circuits a) or b), whose main merit is to be inexpensive.

Table 2 compares the worst case consumption of the start-up circuits of fig. 7a) and 7b), at minimum and maximum mains voltage. The table has been compiled assuming that the IC’s work in a system that wakes up in 1s (@ $V_{\text{ACmin}}$) and where the self-supply circuit is able to keep the system operating within 10 ms, at full load. The consumption of the gate drive (see "Power MOSFET") is assumed to be 5mA and ICs’ supply voltage is $V_{\text{CC}}$ = 15 V. The UC3842A needs a bigger $C_{\text{SUPPLY}}$ because its higher consumption would cause $V_{\text{CC}}$ to fall below $V_{\text{THOFF}}$ before the above mentioned 10ms.

As to the self-supply circuit, usually it develops the voltage $V_{\text{CC}}$ (obviously greater than $V_{\text{THOFF}}$) by rectifying and filtering the voltage generated by an auxiliary winding of the flyback transformer (see fig. 7). The power delivered by such circuit amounts at:

$$P_{\text{SS}} = (V_{\text{CC}} + V_F) \cdot (I_q + I_{\text{GD}} + I_{\text{ext}}) \quad (25).$$

![Figure 8. L5991 supply voltage at start-up.](image-url)
where \( V_F \) is the forward drop on the rectifier, \( I_q \) is the quiescent current of the IC, \( I_{GD} \) the average current delivered to the gate of the MOSFET by the driver output (see "Power MOSFET") and \( I_{ext} \) the current consumption of some other circuitry powered by the self-supply circuit.

### Table 3. Consumption of the self-supply circuit for different IC’s.

<table>
<thead>
<tr>
<th>Device</th>
<th>( I_{q_{\text{max}}} )</th>
<th>( P_{SS_{\text{max}}} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>L5991</td>
<td>10mA</td>
<td>((15 + 0.6)V \times (10 + 2)\text{mA} = 187 \text{ mW})</td>
</tr>
<tr>
<td>L5991A</td>
<td>10mA</td>
<td>((9 + 0.6)V \times (10 + 2)\text{mA} = 115 \text{ mW})</td>
</tr>
<tr>
<td>UC3842A/B</td>
<td>17mA</td>
<td>((15 + 0.6)V \times (17 + 5)\text{mA} = 343 \text{ mW})</td>
</tr>
</tbody>
</table>

Table 3 summarizes a comparison concerning the power demanded to the self-supply circuit under light load conditions by different IC’s. In addition to those considered in table 1 and 2, table 3 includes also the L5991A, the version of L5991 with \( V_{TH} = 9 \text{ V (max.)} \) and a minimum operating voltage of 8.2V (max.).

The table assumes \( I_{GD} = 2\text{mA} \) for L5991, L5991A (due to their standby function) and \( I_{GD} = 5\text{mA} \) for the UC3842A/B, \( I_{ext} = 0 \), \( V_{CC} = 15\text{V} \) (9V for L5991A), \( V_F = 0.6\text{V} \) and maximum \( I_q \).

If the start-up circuit is (a) or (b), a low \( V_{CC} \) will cause higher power to be dissipated in \( R_{START} \), but will also lead to a lower \( P_{SS} \). In practical cases, the contribution of \( V_{CC} \) to \( P_{SS} \) is prevailing thus the total power consumption \( P_{START} + P_{SS} \) will be lower at low \( V_{CC} \).

If the start-up circuit is (c) a low \( V_{CC} \) requires the use of the NPN transistor and the 47 k\text{\Omega} \) resistor to turn off the start-up MOS, but is definitely advantageous in terms of consumption. As a result, it is advisable to keep \( V_{CC} \) as low as possible whatever start-up circuit is used.

As to this concept, the L5991A is particularly advantageous. The undervoltage lockout hysteresis, however, is small (9 - 8.2 = 0.8 \text{ V}) and this calls for a bigger \( C_{SUPPLY} \) which, in turn, requires a lower \( R_{START} \) for the same wake-up time. As a result, \( P_{START} \) will be considerably higher.

### Power MOSFET

The incidence of the MOSFET on power losses at light load depends basically on the switching frequency. Leaving out conduction losses, which can be neglected in this context, the power dissipation due to the MOSFET under light load conditions consists of three contributions:

1 - Turn-on losses, due to the discharge of the total capacitance of the drain node inside the MOSFET. It is possible to separate two different contributions to the total drain capacitance \( (C_{\text{Drain}}) \): \( C_{\text{oss}} \), the internal capacitance of the MOSFET, modulated by the drain voltage (manufacturers specify the value @ \( V_{DS} = 25\text{V} \)), and \( C_{\text{Dext}} \), the external parasitic capacitance due to the transformer and to the layout of the circuit. In practice, it is possible to estimate \( C_{\text{Drain}} \) from the drain voltage oscillation occurring after the secondary current has run dry in DCM operation (see fig. 9). In fact, when the transformer is discharged, the primary inductance starts resonating with \( C_{\text{Drain}} \) and the oscillation period is:

\[
T_{RES} = 2\pi \cdot \sqrt{L_p \cdot C_{\text{Drain}}} \quad (26).
\]

Turn-on losses depend on the input voltage in a non-monotonic way. As shown in fig. 9, the value of the drain voltage at turn-on \( (V_{Don}) \) in DCM operation is affected by the above mentioned oscillation. An input voltage increase, despite raising the settling value of the oscillation, may lead to a lower value at turn-on because of a particular combination of \( T_{ON}, T_{FW}, T_{DEAD} \) and \( T_{RES} \).

2 - Turn-off losses, due to the crossing of the active region that causes a voltage-current overlapping, as shown schematically in figure 10. The fall time \( (T_f) \) of a given MOSFET depends on the driver capability (1.6A peak) and can be controlled with a series resistor placed between pin 10 and the gate of the MOSFET.

The parasitic inductances (basically, the one located between source and ground) limit the maximum di/dt rate achievable. The rate of rise of \( V_{DS} \) depends mainly on \( C_{\text{Drain}} \).

3 - Gate drive losses, related to the charge to be delivered to the gate each time the MOSFET is turned on. This charge, supplied at \( f_{SB} \) rate, results in an equivalent DC current \( I_{GD} \). The parameter to be considered is the total gate charge \( (Q_g) \) of the device, evaluated at the gate voltage delivered by the L5991.
Unlike the two prior contributions, gate drive losses are not wasted inside the MOSFET (except for a very small amount), but in the output stage of the L5991 and on the series gate resistor. The current $I_{GD}$ is seen as an additional current consumption that is added to the quiescent current of the L5991 (see equation 25).

The appendix "Light load losses evaluation" helps estimate the above mentioned contributions.

When selecting the MOSFET, the parameters to look at are the voltage rating $V_{(BR)DSS}$, the on-state resistance $R_{DS(on)}$, (this only as to full load considerations), the total gate charge $Q_g$ and the parasitic capacitances $C_{iss}$, $C_{rss}$ and $C_{oss}$.

The $R_{DS(on)}$ should be "just what needed": low enough to reduce resistive losses at full load but not too low since $Q_g$, $C_{iss}$, $C_{rss}$ and $C_{oss}$ build up as $R_{DS(on)}$ decreases. It must not sound surprising to give up some efficiency points at high load in favor of an improvement at light load if that is worth it.

The voltage rating of the device should be the lowest possible. In fact, for a given $R_{DS(on)}$, the lower the $V_{(BR)DSS}$ is, the lower the total gate charge $Q_g$ and the parasitic capacitance. A 110 V application should use a 400V device, a 220V or wide-range application a 600V device. The transformer plays a significant role as to this point (see "Transformer").
Last, but not least significant, the technology. A good technology device offers lower gate charge and parasitic capacitances with the same $V_{(BR)DSS}$, and $R_{DS(on)}$.

**Transformer.**

The design and the assembly of the transformer plays a significant role in the process of power losses minimization. The most annoying parasitic is the so-called "leakage inductance", that represents the stray primary magnetic flux, modeled as an inductor in series with the primary and not coupled to the secondary. The energy stored in the leakage inductance produces an overvoltage spike on the drain of the MOSFET at turn-off. An external circuit will be necessary to clamp this spike so that the voltage rating of the MOSFET is never exceeded.

Therefore, when designing and building a transformer with the aim of optimizing the efficiency of the converter at light load, the priorities are basically three:

a) make the leakage inductance as low as possible. In terms of efficiency, there is a double noxious effect due to the leakage inductance. It not only dumps its own energy into the clamp circuit but also delays energy transfer from primary to secondary, after MOSFET turn-off, until it has run out of energy. The result is that the energy stored in the mutual inductance is not completely transferred to the secondary and is partly diverted into the clamp circuit and partly dissipated in the resistance of the primary winding. This inefficiency is worsened by a light load and a high input voltage: both reduce the primary peak current and also the voltage across the leakage inductance (the leakage inductance spike) that resets the inductance itself. The lower this voltage is, the more energy transfer is delayed and the less energy is brought to the secondary.

In practice, besides improving the energy transfer, a low leakage inductance will allow to lighten the action of the external clamp and/or to select a lower voltage rating MOSFET. This will be beneficial to efficiency at heavy load as well.

In order for a transformer to meet isolation and safety regulations, primary and secondary windings must be separated by isolation layers, thus their coupling cannot be intimate. As a result, it is not possible to reduce leakage inductance below a certain extent. Practically, for a well assembled transformer, leakage inductance will be about 1-3% of the primary inductance.

**Figure 11. Interleaved winding technique**

Interleaved windings technique (putting on half the primary turns first, then all the secondaries and finally the other half of the primary; see fig. 11) can reduce leakage inductance by 50%. The two primary halves must be series connected, never paralleled.

In general, multifilar winding technique (twisting the wire of two or more windings together) gives maximum coupling between windings. In off-line converters, however, this technique is usually applicable only to secondary windings to get good cross-regulation, in case of multiple output. When multifilar winding technique is not practicable because of very different turns number (or wire size), the secondary winding with the highest output power should be wound closest to the primary; for the same power the lowest voltage should be given priority.

Other tricks, such as spacing windings evenly across a layer (when they do not completely fill it), or using multiple strands of wire, or keeping isolation between windings to a minimum are also effective.
to minimise leakage inductance.
Also core and coil former geometry play an important role. To achieve good coupling, windings must be long and thin, and set out in concentric fashion. Therefore geometries with short and thick windows (such as RM, PQ or pot cores) should be avoided while ETD, EFD, EC and the majority of E cores are good. Furthermore, it is not recommended to use split coil formers, where windings are arranged side by side.

b) make the primary intrawinding capacitance as low as possible. This is the major component of the $C_{\text{Dext}}$ capacitance earlier mentioned (see "MOSFET"). Besides contributing to MOSFET’s power losses, it causes ringing and noise problems that may force the use of additional damping networks to comply with EMC requirements.

To achieve a low capacitance, always wind first the primary winding and, in particular, the half whose end is to be connected to the drain of the MOSFET. In this way the second half primary has a shielding effect that reduces the capacitive coupling. In case of multiple layer windings, which exhibit higher capacitance, it is useful to embed one layer of isolation in between. This, however, tends to increase leakage inductance and therefore should be done with care. Split coil formers are effective to this end but, as mentioned earlier, degrade leakage inductance and then should be avoided.

c) make the reflected voltage low. As a rule of thumb, it should be below 60V in 110 VAC applications and less than 100V in 220 VAC or wide-range mains applications. This will reduce the voltage on the drain of the MOSFET during its OFF-time and the losses on the resistor of the clamp network (if an RCD type is used, see "Clamp network"). Besides, a lower reflected voltage often leads to a primary-to-secondary turns ratio closer to 1:1. A positive side effect of that is a better magnetic coupling between windings, which, in turn, helps reduce leakage inductance. On the other hand, consider that a lower reflected voltage involves higher primary peak currents at heavy load.

Clamp network.
Typically, the voltage spike due to transformer’s leakage inductance is limited by an RCD clamp (see fig. 12a). Its action should be very light so as to have a spike as large as possible, consistently with the need of never exceeding the voltage rating of the MOSFET. This will optimize energy transfer from primary to secondary. A low leakage inductance of the transformer is, of course, extremely helpful.

RCD clamps dissipate power even under no-load conditions: there is always the reflected voltage across the clamp resistor (R). To reduce clamp losses to a negligible level at light load, the use of a zener clamp (see fig. 12b) is recommended whenever possible. Such a circuit gives also a well defined clamping level but, on the other hand, dissipates more power at full load. Its use is therefore limited to low power applications.

An alternative to these solutions can be the use of a non-dissipative clamp like the LCD one shown in fig. 12c, which helps also reduce turn-off losses in the MOSFET. This circuit recovers the majority of the leakage inductance energy by transferring it back onto the input voltage rail through C and D2. There is just a little power dissipation on the two diodes and the inductor. However, there is a slight increase of the conduction losses in the MOSFET at heavy load and, besides, the circuit is quite expensive and not easy to optimise.

Figure 12. Possible clamp circuit topologies.
Whatever the clamp circuit topology is, the selection of the components is not trivial but needs special care to avoid annoying problems. The capacitors should be low-loss type (with polypropylene or polystyrene film dielectric) to reduce power dissipation and prevent overheating due to the high peak currents they experience. The blocking diodes must be not only very fast-recovery but also very fast-turn-on type. They should be rated for repetitive peak currents greater than \( I_{ppk} \) and their voltage rating must be adequate but not much higher than necessary. For a given diode type, the higher its breakdown voltage is, the longer its turn-on time will be. This leads to higher turn-on losses and larger overvoltage spikes, extending above the clamp level, on the MOSFET’s drain.

The zener diode must have an adequate power handling capability in both transient and steady state operation. The zener voltage should be approximately 50% higher than the reflected voltage so as not to have too high power dissipation at heavy load. A transient voltage suppressor (Transil) can be effectively used in place of zener diodes. Table 4 lists some recommended devices available from ST: BZV and 1N53xx types are zener diodes, all the others are Transil. SM15Txx devices are for surface mount assemblies.

### Table 4 - Recommended ST’s devices for clamping

<table>
<thead>
<tr>
<th>Reflected voltage</th>
<th>Power handling capability (steady state)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_R \leq 50V )</td>
<td>1.7W</td>
</tr>
<tr>
<td></td>
<td>BZW04-70</td>
</tr>
<tr>
<td>( V_R \leq 100V )</td>
<td>BZW04-128</td>
</tr>
</tbody>
</table>

**Miscellaneous.**

There are some other hidden losses that can be significant under light load conditions and that could be worth reducing. At least, the designer should be aware of them.

- **Dummy load.** Sometimes a minimum load current is required to maintain regulation and to prevent the output voltage from drifting high. A ballast resistor capable of sinking this minimum amount of current is usually placed at the output, so that the external load can be disconnected without any output voltage drift. Obviously, this resistor dissipates a constant amount of power that degrades efficiency, especially at light load, and should be removed if possible or at least minimized. The frequency reduction offered by the L5991 helps to this end.

- **Feedback.** The resistor divider of the feedback network (including typically an optocoupler with a voltage reference/error amplifier like the TL431) absorbs some mA, thus representing a dummy load that adds to the actual one. If possible, the feedback network should be connected to the lowest output voltage of the converter.

- **Residual resistive losses.** Although currents involved at light load are very low, some residual \( R I^2 \) losses are still present. They are mainly located in the bridge rectifier, in the inrush current limiter, in the output steering diode and in the transformer, both as ohmic losses and radiation losses. Consider also that the converter is drawing very little input (real) power but much higher (up to 4-5 times) apparent power and that the RMS currents circulating upstream the input bulk capacitor are related to the apparent power.

- **Case-to-heatsink parasitic capacitor.** Due to the capacitive coupling of the MOSFET’s package (typically, 15-20 pF for a TO220 case) to the heatsink (which is ground ed for RFI reasons), current is bypassed from the drain to ground. This current does not usually generate heat but represents a dummy load. If necessary, it is possible to minimize this loss by interposing a separator, between the package and the heatsink, made up of an insulating material with a metal foil embedded in it. This halves the capacitance and therefore the current. Moreover, the foil may be a point from which a little energy can be drawn for biasing some low consumption circuit.

- **RC damping networks.** They are commonly used to damp ringings that generate EMI and may be located at both the primary and the secondary side. Damping is inherently dissipative, hence these RC networks should be removed. Reduction of switching speed of the MOSFET, careful PCB layout, appropriate transformer construction and selection of EMI filter components may make damping unnecessary.
Experimental results

In order to validate the above considerations, an experimental example will be given. It concerns a 40W, wide-range mains power supply for an inkjet printer, whose design has been optimized following some of the guidelines here presented, and evaluated on the bench.

Fig. 13 shows the schematic with indication of the relevant parts. The 28V output powers the stepper motors while the 12V output supplies the printhead. When the printer is idle these two outputs are not loaded. The 5V section supplies the logic circuits as well as the µcontroller that must be operating also when the system is idle.

The system operates at 100 kHz at nominal load. This value is set by the parallel of the 22 kΩ and the 5.6 kΩ resistors connected at pin 2, along with the 3.3 nF capacitor placed between pin 2 and ground.

When the output load is decreased so that the input power falls below about 8W, the output of the error amplifier crosses the lower threshold (V T1 ) of the internal comparator. The L5991 now disconnects internally the 5.6 kΩ resistor, so that the capacitor is charged through the 22 kΩ resistor only and the oscillator frequency is changed to about 20 kHz.

Figure 13. 40W Power Supply for inkjet printers. Electrical schematic

The system works in standby at 20 kHz as long as the input power does not exceed about 9 W. When the load current increases and this power is exceeded, the output of the error amplifier overcomes the upper threshold (V T2 ) and the L5991 connects again the 5.6kΩ resistor, thus switching the oscillator frequency back to 100 kHz.
The target was to draw from the line less than 2W over the entire input voltage range with the 28V and 12V outputs unloaded and with the minimum load (0.55 W) on the 5V section. The results of the evaluation are summarized in table 5.

Table 5. 40W Power Supply for inkjet printer. Standby consumption.

<table>
<thead>
<tr>
<th>Mains Voltage</th>
<th>85Vac</th>
<th>110Vac</th>
<th>160Vac</th>
<th>220Vac</th>
<th>265Vac</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Power</td>
<td>0.93W</td>
<td>0.97W</td>
<td>1.13W</td>
<td>1.34W</td>
<td>1.87W</td>
</tr>
<tr>
<td>Input Power (*)</td>
<td>0.90W</td>
<td>0.93W</td>
<td>1.03W</td>
<td>1.14W</td>
<td>1.57W</td>
</tr>
<tr>
<td>Output Power</td>
<td></td>
<td></td>
<td>0.55W</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(*) By using start-up circuit of fig. 7c.

APPENDIX

Flyback Basics

Flyback's operation takes place in a two-step process. During the ON time of the switch, energy is taken from the input and stored in the primary of the flyback transformer (actually, two coupled inductors). At the secondary side, the catch diode is reverse-biased, thus the load is being supplied by the energy stored in the output bulk capacitor.

Figure A1. Flyback Topology with peak current mode control and associated waveforms
When the switch turns off, the primary circuit is open and the energy stored in the primary is transferred to the secondary by magnetic coupling. The catch diode is forward-biased, and the energy is delivered to the output capacitor and to the load (recirculation). The output voltage is reflected back to the primary through the turns ratio and adds up to the input voltage (typically, the filtered rectified mains), giving origin to a much higher voltage on the drain of the MOSFET.

Flyback topology is operating in DCM (Discontinuous Conduction Mode) when the input -or primary - current starts from zero at the beginning of a given switching cycle. This happens because the secondary of the transformer has discharged all the energy stored in the previous period. If this energy transfer is not complete, then the primary current will start from a value greater than zero at the beginning of each cycle. Then the flyback is said to be operating in CCM (Continuous Conduction Mode). DCM is characterized by currents shaped in a triangular fashion, whereas CCM features trapezoidal currents (see fig. A1).

The boundary between these two types of operation depends on several parameters. Some of them are structural, that is parameters that identify the flyback converter: inductance of the primary of the transformer, transformer turns ratio and regulated output voltage. Others are related to the external world and are subject to changes: input voltage and output load. The switching frequency is usually a structural parameter, unless it is synchronized to an external signal.

As to flyback topology operating in DCM, the relationship between the peak input current ($I_{ppk}$) and the input power ($P_{in}$) is:

$$I_{ppk(DCM)} = \sqrt{\frac{2 \cdot P_{in}}{L_p \cdot f_{sw}}} \quad (A1).$$

where $L_p$ is the inductance of the primary of the transformer and $f_{sw}$ the switching frequency.

The point is: in a given flyback, when operating in DCM, the peak input current depends solely on the power drawn from the input.

The conduction time ($T_{ON}$, during which the MOSFET is ON) and the recirculation time ($T_{FW}$, during which the MOSFET is OFF and the catch diode is conducting) are respectively:

$$T_{ON} = \frac{L_p \cdot I_{ppk(DCM)}}{V_{in}}; \quad T_{FW} = L_p \cdot \frac{I_{ppk(DCM)}}{n \cdot (V_{out} + V_F)} \quad (A2)$$

where $V_{in}$ is the DC input voltage and $n$ the primary-to-secondary turns ratio, $V_{out}$ the regulated output voltage and $V_F$ the forward drop across the catch diode.

The quantity $n \cdot (V_{out} + V_F)$ is the voltage reflected back to the primary during the recirculation at the secondary. In the following will be indicated with $V_R$:

$$V_R = n \cdot (V_{out} + V_F) \quad (A3).$$

Under the assumption of DCM, the sum of $T_{ON}$ and $T_{FW}$ is less than the switching period $T=1 / f_{sw}$. The transition between DCM and CCM implies:

$$T_{ON} + T_{FW} = T \quad (A4)$$

and, by combining equations (A1), (A2), (A3) in (A4), it is possible to determine the “Transition Power” ($P_{inT}$), that is the maximum input power at which a given flyback works in DCM (or rather the minimum input power at which it works in CCM) for a given input voltage (and a given switching frequency, if this can vary):

$$P_{inT} = \frac{1}{2 \cdot f_{sw} \cdot L_p} \cdot \left(\frac{V_{in}}{1 + \frac{V_{in}}{V_R}}\right)^2 \quad (A5);$$
obviously, DCM will take place for \( P_{in} < P_{inT} \) and CCM for \( P_{in} > P_{inT} \). This equation can be rewritten as follows:

\[
P_{inT} = \frac{V_E^2}{2 \cdot Z_E} \quad (A6)
\]

by defining the "Equivalent Input Voltage" \((V_E)\) and the "Equivalent Primary Impedance" \((Z_E)\):

\[
V_E = \frac{V_{in}}{1 + \frac{V_{in}}{V_R}} ; \quad Z_E = f_{SW} \cdot L_p \quad (A7).
\]

\(V_E\) is a function of \(V_{in}\) only (see fig. A2), since the reflected voltage \((V_R)\) is fixed. The variation of \(V_E\) in its range \([V_{E_{min}}, V_{E_{max}}]\), which depends on the mains voltage range, in turn defines the range of \(P_{inT}\) \([P_{inT_{min}}, P_{inT_{max}}]\).

Fig. A3 shows the diagram of \((A6)\) while Tab. A1 presents the ranges of \(V_E\) relevant to typical mains voltage ranges, as well as the corresponding \(P_{inT_{max}} / P_{inT_{min}}\) ratios.

To complete the characterization of the transition between DCM and CCM it is convenient to define the Transition Voltage \((V_{ET})\), that is the Equivalent Input Voltage at which the operation is on the boundary between DCM and CCM, for a given \(P_{in}\) and a given \(Z_E\):

\[
V_{ET} = \sqrt{2 \cdot Z_E \cdot P_{in}} \quad (A8).
\]

DCM will take place for \(V_E > V_{ET}\) and CCM for \(V_E < V_{ET}\).

In synchronized converters it is possible to define also the Transition Frequency \((f_T)\), that is the switching frequency at which the operation is on the boundary between DCM and CCM, for a given \(V_E\) and a given \(P_{in}\):

\[
f_T = \frac{V_E^2}{2 \cdot L_p \cdot P_{in}} \quad (A9).
\]

DCM will take place for \(f_{SW} < f_T\) and CCM for \(f_{SW} > f_T\).

The peak primary current at transition is then:

\[
I_{ppk(T)} = \sqrt{2 \cdot P_{inT}} \frac{1}{f_{SW} \cdot L_p} = \frac{V_{in}}{1 + \frac{V_{in}}{V_R}} \frac{V_E}{Z_E} \quad (A9).
\]

In case of CCM operation, equation \((A4)\) still applies but the timing relationships \((A2)\) change as follows:

\[
T_{ON} = \frac{L_p \cdot \Delta I_p}{V_{in}} ; \quad T_{FW} = T - T_{ON} = \frac{L_p \cdot \Delta I_p}{V_R} \quad (A10),
\]

where \(\Delta I_p\) is the primary current ripple.
Table A1. Typical V_E ranges

<table>
<thead>
<tr>
<th>Mains</th>
<th>110Vac ± 20%</th>
<th>220/240 Vac ± 20%</th>
<th>Universal</th>
</tr>
</thead>
<tbody>
<tr>
<td>V_in</td>
<td>100 ÷ 175Vdc</td>
<td>215 ÷ 370Vdc</td>
<td>100 ÷ 400Vdc</td>
</tr>
<tr>
<td>V_E</td>
<td>P_{inTmax}/P_{inTmin}</td>
<td>V_E</td>
<td>P_{inTmax}/P_{inTmin}</td>
</tr>
<tr>
<td>V_R = 50V</td>
<td>33.3 ÷ 38.9</td>
<td>1.37</td>
<td>40.6 ÷ 44.0</td>
</tr>
<tr>
<td>V_R = 100V</td>
<td>50.0 ÷ 63.6</td>
<td>1.62</td>
<td>68.3 ÷ 78.7</td>
</tr>
<tr>
<td>V_R = 150V</td>
<td>60.0 ÷ 80.8</td>
<td>1.81</td>
<td>88.4 ÷ 106.7</td>
</tr>
</tbody>
</table>

The peak primary current is no more uniquely related to P_{in} but now depends also on V_E (i.e. V_in):

\[ I_{ppk(CCM)} = \frac{P_{in}}{V_{in}} \cdot \frac{T}{T_{ON}} + \frac{1}{2} \cdot \Delta I_p = \frac{P_{in}}{V_E} + \frac{V_E}{2 \cdot Z_E} \] (A11).

It is possible to prove that I_{ppk} is minimum when V_E = V_{ET} for a given P_{in} (> P_{inTmin}), that is at the transition, then it will be maximum for V_E = V_{Emin} (i.e. for V_{in} = V_{inmin}).

It is convenient to classify flyback converters on the basis of their maximum input power P_{inmax}:

\[ P_{inmax} = \frac{P_{outmax} + P_{extra}}{\eta} \] (A12),

being P_{outmax} their rated output power, P_{extra} some extra output power provided for transients or temporary overloads and \( \eta \) their efficiency, as follows:

- P_{inmax} < P_{inTmin} (⇒ V_{ET} < V_{Emin}): DCM flyback;
- P_{inTmin} < P_{inmax} < P_{inTmax} (⇒ V_{Emin} < V_{ET} < V_{Emax}): MCM (Mixed Conduction Mode) flyback;
- P_{inmax} > P_{inTmax} (⇒ V_{ET} > V_{Emax}): CCM flyback.

**Peak Current Mode Control Basics**

The following relationships describing the "peak" current mode control are based on the architecture shown in fig. A1 and implemented by the L5991.

From the inspection of the schematic of fig. A1 it is possible to find the relationship between the peak primary current (I_{ppk}), the peak voltage (V_{cspk}) on the (-) input of the PWM comparator and the output voltage (V_{COMP}) of the error amplifier (E/A):

\[ V_{COMP} = V_C + 2 \cdot V_I = 3 \cdot V_{cspk} + 2 \cdot V_I = 3 \cdot (R_s \cdot I_{ppk} + V_o) + 2 \cdot V_I \] (B1)

where V_I is the forward drop on each "zero duty cycle diode" (0.7V typ.) and V_o a DC offset voltage that may be applied on the (-) input of the PWM comparator (that is on the current sense pin of the L5991).

V_C, the voltage downstream the two zero duty cycle diodes (and applied on the x3 divider), despite not really available, can be considered for convenience.

Considering the 1V clamp on the (+) input of the current sense comparator, V_C will be included between 0 and 3 V, and the useful swing of V_{COMP} between 2 \cdot V_I and 3 + 2 \cdot V_I volt.

Actually, equation (B1) neglects the so-called "delay to output" of the PWM controller, that is the propagation delay of the current sense path (PWM comparator + latch + driver). During this time, the switch is still ON and the input current keeps on ramping up, despite VCs has already hit the internal level on (-) input of the PWM comparator.

This time lag (T_{DELAY}, 70 ns typ. 100 ns max.) is compensated by the voltage loop when the system is regulating: V_{COMP} is slightly lower than the value predicted by (B1) but the phase margin of the control loop gain gets less. Instead, when the error amplifier is saturated high and the pulse-by-pulse limiting is tripped, T_{DELAY} causes the peak current I_{ppk} to be larger than the expected limit 1 / R_s. As illustrated in fig. B1, the effect is more pronounced as the input voltage increases.
To account for delay to output, equation (B1) should be rewritten as follows:

\[ V_{COMP} = 3 \cdot \left( R_s \cdot (I_{ppk} - \Delta I) + V_o \right) + 2 \cdot V_f \]  

(B2),

where the current overflow \( \Delta I \) is:

\[ \Delta I = \frac{V_{in}}{L_p} \cdot T_{DELAY} \]  

(B3).

If the offset voltage is selected so that:

\[ V_o = V'_o = R_s \cdot \Delta I = R_s \cdot \frac{V_{in}}{L_p} \cdot T_{DELAY} \]  

(B4),

the term \( \Delta I \) and \( V_o \) in (B1) will cancel one the other and the effect of the delay to output is eliminated. Equation (B1) will still apply, provided \( V_o \) is regarded as the difference between the actual voltage applied on the current sense pin of the L5991 and the compensating value \( V'_o \).

The compensation can be easily realized with the circuit shown in fig. B2. R2 is often used along with the capacitor C to smooth the leading edge spikes occurring when the switch turns on. In such a case only R1 will be added.

Considering that \( V'_o \) is in the hundred mV or less and that, therefore, \( R1 >> R2 \) (R2 is typically 1kΩ, R1 will be in the MΩ), perfect delay compensation will be achieved when the ratio of the two resistors is:

\[ \frac{R_2}{R_1} = R_s \cdot \frac{T_{DELAY}}{L_p} \]  

(B5).

The resistor R3, connected to the 5V reference voltage externally available on pin 4, is used for additional offsetting the voltage on the current sense pin.
Light load losses evaluation

Here follows a number of relationships useful to evaluate the major losses in a lightly loaded flyback.

Table C1 - Start-up circuits of fig. 7a and 7b

<table>
<thead>
<tr>
<th>Circuit</th>
<th>Maximum $R_{START}$</th>
<th>$P_{START_{max}}$</th>
<th>Maximum Wake-up time</th>
</tr>
</thead>
<tbody>
<tr>
<td>a)</td>
<td>$1.41 \cdot V_{ACmin} - V_{TH}$</td>
<td>$(1.41 \cdot V_{ACmax} - V_{CC})^2$</td>
<td>$C_{SUPPLY} \cdot \frac{2 \cdot V_{TH} \cdot R_{START}}{3 \cdot V_{ACmin} - V_{TH} - I_{START} \cdot R_{START}}$</td>
</tr>
<tr>
<td>b)</td>
<td>$0.45 \cdot V_{ACmin} - \frac{1}{2} V_{TH}$</td>
<td>$V_{ACmax} \cdot (V_{ACmax} - 1.35 \cdot V_{CC})$</td>
<td>$C_{SUPPLY} \cdot \frac{2 \cdot V_{TH} \cdot R_{START}}{V_{ACmin} - V_{TH} - I_{START} \cdot R_{START}}$</td>
</tr>
</tbody>
</table>

Worst case values: $V_{TH} = 16V$, $I_{START} = 120\mu A$

$V_{CC}$ is the supply voltage delivered by the self-supply circuit

Table C2 - MOSFET losses (refer to fig. 10)

<table>
<thead>
<tr>
<th>Turn-on losses</th>
<th>Turn-off losses</th>
<th>Gate-drive current ($I_{GD}$)</th>
<th>Equivalent Drain Capacitance</th>
</tr>
</thead>
<tbody>
<tr>
<td>$= \frac{1}{2} \cdot C_{Drain} \cdot V_{D_{on}} \cdot f_{SB}$</td>
<td>$= \frac{I_{ppk}}{2} \cdot T_{f} \cdot f_{SB}$</td>
<td>$= Q_{g} \cdot f_{SB}$</td>
<td>$= \frac{T_{RES}}{4\pi^2 \cdot L_{p}}$</td>
</tr>
</tbody>
</table>

Table C3. Clamp network losses (refer to fig. 12)

<table>
<thead>
<tr>
<th>RCD</th>
<th>Zener or Transil</th>
<th>LCD</th>
</tr>
</thead>
<tbody>
<tr>
<td>$= \frac{V_{R}^2}{R}$</td>
<td>$= 0$</td>
<td>$= 0$</td>
</tr>
</tbody>
</table>
**SUMMARY**

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>INTRODUCTION</strong></td>
<td>1</td>
</tr>
<tr>
<td>The L5991</td>
<td>2</td>
</tr>
<tr>
<td>Standby Function Description</td>
<td>3</td>
</tr>
<tr>
<td>Standby Operation Analysis</td>
<td>4</td>
</tr>
<tr>
<td>Standby Function Setup</td>
<td>7</td>
</tr>
<tr>
<td>Standby Function and Error</td>
<td>8</td>
</tr>
<tr>
<td><strong>OPTIMISING THE DESIGN FOR MAXIMUM EFFICIENCY AT LIGHT LOAD</strong></td>
<td>8</td>
</tr>
<tr>
<td>Start-up &amp; Self-supply Circuits</td>
<td>8</td>
</tr>
<tr>
<td>Power MOSFET</td>
<td>11</td>
</tr>
<tr>
<td>Transformer</td>
<td>13</td>
</tr>
<tr>
<td>Clamp Network</td>
<td>14</td>
</tr>
<tr>
<td>Miscellaneous</td>
<td>15</td>
</tr>
<tr>
<td>Experimental Results</td>
<td>16</td>
</tr>
<tr>
<td><strong>APPENDIX</strong></td>
<td>17</td>
</tr>
<tr>
<td>Flyback Basics</td>
<td>17</td>
</tr>
<tr>
<td>Peak Current Mode Control Basics</td>
<td>20</td>
</tr>
<tr>
<td>Light Load Losses Evaluation</td>
<td>22</td>
</tr>
</tbody>
</table>