Introduction
This application note is intended to integrate the information provided in the L9959 product datasheet so as to facilitate the comprehension of:

- Theoretical calculus for Thermal Dissipation produced on integrated MOS due to the driving of a DC motor;
- Diagnostic registers clearing at the device power up or in case of $V_s$ under-voltage.
Contents

1 Thermal dissipation
   1.1 Average power dissipation - the theoretical model

2 How to clear diagnostic registers in case of under-voltage

3 Revision history
List of tables

Table 1: Thermal simulation results summary ................................................................. 6
Table 2: Document revision history .............................................................................. 9
List of figures

Figure 1: PWM mode current flow ........................................................................................................... 5
Figure 2: Boundaries diagram .................................................................................................................. 5
1 Thermal dissipation

This is a section regarding the theoretical calculus for Thermal Dissipation produced on integrated MOS due to the driving of a DC motor (rotating RL load).

We drive the bridge through PWM input signal and DIR input signal. In our case, we assume that the H-bridge is working in forward mode.

**Figure 1: PWM mode current flow**

**Figure 2: Boundaries diagram**

**Boundaries**
- Natural Convection
- 2 different PCBs are considered

**2s PCB**

**$\Theta_{J-A} (2s)$**

**2s2p PCB + high density vias**

($\Theta = 0.5 \text{ mm}, 1 \text{ mm pitch}$)
1.1 Average power dissipation - the theoretical model

The total average power PAV per PWM cycle can be calculated by using the below set of worst case conditions:

- Parameter
  - DT
  - \( a_{sw} \)
  - \( f_{pwm} \)
  - \( I_{load} \)
  - \( V_{ps} \)
  - \( R_{dsonH0} \)
  - \( R_{dsonL1} \)
  - VSR slow
  - ISR slow
  - \( T_{amb} \)
  - \( R_{thja} \)

We calculate the power dissipation PAV single due to a Single die contribution which works in the above table reported conditions. The parameter \( L_{sw} \) takes into account the switching time which must be subtracted to the nominal Duty Cycle (DT).

\[
\begin{align*}
\text{HSD}_0 & : P_{\text{static-on-H0}} = R_{dsonH0} \cdot I_{load}^2 \cdot (DT - a_{sw}) \\
\text{where} & : a_{sw} = \sum_{i=0}^{3} t_{i}^{\text{sw}} \\
P_{\text{sw-H0}} & = (I_{load} \cdot V_{ps}) \cdot \left( \frac{V_{ps}}{V_{SR}} + \frac{I_{load}}{I_{SR}} \right) \cdot f_{pwm}
\end{align*}
\]

\[
\begin{align*}
\text{LSD}_1 & : P_{\text{static-on-L1}} = R_{dsonL1} \cdot I_{load}^2 \\
\text{HSD}_1 & : P_{\text{static-on-H1}} = 0 \quad \text{(i.e. always off)}
\end{align*}
\]

\[
\begin{align*}
\text{LSD}_0 & : P_{\text{static-on-L0}} = R_{dsonL0} \cdot I_{load}^2 \cdot (1-DT)
\end{align*}
\]
Switching times $t_{swi}$ ($i = 0; 1; 2; 3$) are timings defined both in function of the maximum power peak on HSD0 in a PWM cycle $P_a$, and the power dissipation in conduction $P_b$.

\[
P_a = I_{load} \cdot V_{ps} \tag{6}
\]

\[
P_b = I_{load}^2 \cdot R_{dsonH0} \tag{7}
\]

Based upon the foregoing partial contributions, for the Single option we have an average power consumption:

\[
P_{AV_{single}} = P_{sw} + P_{static} = (1) + (2) + (3) + (4) + (5) \tag{8}
\]

In case we use the Twin option (both dies simultaneously working), we have to consider both die contributions:

\[
P_{AV_{twin}} = 2 \cdot P_{AV_{single}} \tag{9}
\]

Junction temperature calculation for Twin option is defined as:

\[
T_j = T_{amb} + (R_{thja} \cdot P_{AV_{twin}}) \tag{10}
\]
2 How to clear diagnostic registers in case of under-voltage

Diagnostic registers clearing at the device power up or in case of Vs under-voltage require to consider different sentences present in different sections of the datasheet. It could be useful to summarize here the standard approach necessary to implement for having DIA_REG1 and DIA_REG2 with no fault condition present inside. The diagnostic of the device has to be performed in steady-state. The device internally implements several fault diagnostic functions and the main ones are:

- Short circuit to ground at OUT1
- Short circuit to ground at OUT2
- Short circuit to battery at OUT1
- Short circuit to battery at OUT2
- Short circuit over load
- Short circuit to battery at disable output
- Short circuit to ground at disable output
- Under voltage at Vs
- Over temperature

For safety reasons, a double Fault registers (DIA_REG1/ DIA_REG2) strategy has been implemented. Under voltage at Vs has higher priority versus all the other faults. To maintain full visibility of all the other possible faults conditions also in case of Vs < Vuv, the effect of the command DIACL1 has been differentiated from the standard procedure: move fault bits from DIA_REG1 to DIA_REG2 and clear DIA_REG1 (for vs>Vs), and what has been implemented (Vs<Vuv) is a simple move from DIA_REG1 to DIA_REG2 but not a clear. The aim of the previous approach is to permit when the under voltage conditions will be recovered, to have the full visibility of all the other (mutual exclusive) possible fault reasons, giving additional information otherwise masked. In case VDD is already present at the rising edge of Vs, the suggested sequence to obtain a full clear of the two different fault registers is:

- Wait until Vs overcome Vuv
- Enable the command DIACL1 writing the relative bit in the register STATCON_REG
- Enable the command DIACL2 writing the relative bit in the register STATCON_REG
3 Revision history

Table 2: Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>09-Oct-2015</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>