Introduction

This application note presents the clock system configuration tool for the STM32F0xx microcontroller family.

The purpose of this tool is to help the user configure the microcontroller clocks, taking into consideration product parameters such as power supply and Flash access mode.

The configuration tool is implemented in the “STM32F0xx_Clock_Configuration_VX.Y.Z.xls” file which is supplied with the STM32F0xx Standard Peripherals Library and can be downloaded from www.st.com.

This tool supports the following functionalities for the STM32F0xx:

● Configuration of the system clock, HCLK source and output frequency
● Configuration of the Flash latency (number of wait states depending on the HCLK frequency)
● Setting of the PCLK1, PCLK2, TIMCLK (timer clocks) and I2SCLK frequencies
● Generation of a ready-to-use system_stm32f0xx.c file with all the above settings (STM32F0xx CMSIS Cortex-M0 Device Peripheral Access Layer System Source File)

The STM32F0xx_Clock_Configuration_VX.Y.Z.xls is referred to as “clock tool” throughout this document.

Before using the clock tool, it is essential to read the STM32F0xx microcontroller reference manual (RM0091). This application note is not a substitute for the reference manual.

This tool supports only the STM32F0xx devices.

For VX.Y.Z, please refer to the tool version, example V1.0.0
Contents

1     Glossary ........................................................................................................ 5

2     Getting started ............................................................................................. 6
  2.1 Software requirements ............................................................................... 6
  2.2 Hardware requirements ............................................................................. 7
    2.2.1 Introduction ....................................................................................... 7
    2.2.2 Clock scheme for STM32F0xx microcontrollers ......................... 7
    2.2.3 I2S clock generator ........................................................................... 9

3     Tutorials ........................................................................................................ 10
  3.1 Wizard mode ............................................................................................. 10
  3.2 Expert mode ............................................................................................. 12

4     Known limitations ......................................................................................... 14

5     Conclusion .................................................................................................... 15

6     Revision history ........................................................................................... 16
List of tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>Definition of terms</td>
<td>5</td>
</tr>
<tr>
<td>Table 2</td>
<td>Document revision history</td>
<td>16</td>
</tr>
</tbody>
</table>
## List of figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Figure 1</td>
<td>Clock scheme</td>
<td>8</td>
</tr>
<tr>
<td>Figure 2</td>
<td>I2S clock generator architecture</td>
<td>9</td>
</tr>
<tr>
<td>Figure 3</td>
<td>Wizard mode user interface</td>
<td>10</td>
</tr>
<tr>
<td>Figure 4</td>
<td>Select the clock source</td>
<td>11</td>
</tr>
<tr>
<td>Figure 5</td>
<td>File generation error</td>
<td>11</td>
</tr>
<tr>
<td>Figure 6</td>
<td>Expert mode user interface</td>
<td>12</td>
</tr>
<tr>
<td>Figure 7</td>
<td>System clock frequency is exceeded</td>
<td>13</td>
</tr>
</tbody>
</table>
# Glossary

## Table 1. Definition of terms

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>HCLK</td>
<td>AHB clock</td>
</tr>
<tr>
<td>PCLK1</td>
<td>APB1 clock</td>
</tr>
<tr>
<td>PCLK2</td>
<td>APB2 clock</td>
</tr>
<tr>
<td>TIMCLK</td>
<td>Timer clock</td>
</tr>
<tr>
<td>$F_{\text{CPU}}$</td>
<td>Cortex-M0 clock</td>
</tr>
<tr>
<td>Ext.Clock</td>
<td>External clock</td>
</tr>
<tr>
<td>$V_{\text{DD}}$</td>
<td>Power supply</td>
</tr>
<tr>
<td>HSI</td>
<td>High-speed internal clock</td>
</tr>
<tr>
<td>HSE</td>
<td>High-speed external clock</td>
</tr>
<tr>
<td>MCLK</td>
<td>Master clock</td>
</tr>
<tr>
<td>I2S</td>
<td>Integrated interchip sound</td>
</tr>
<tr>
<td>Fs</td>
<td>Sampling frequency</td>
</tr>
<tr>
<td>I2SCLK</td>
<td>I2S clock</td>
</tr>
</tbody>
</table>
2 Getting started

This section describes the requirements and procedures needed to start using the clock tool.

2.1 Software requirements

To use the clock tool with Windows® operating system, a recent version of Windows, such as Windows XP, Vista or Windows 7 must be installed on the PC with at least 256 Mbytes of RAM.

Before starting to use the clock tool, make sure that Microsoft® Office is installed on your machine and then follow these steps:

- Download the latest version of the clock tool for the STM32F0xx product from www.st.com.
- Enable macros and ActiveX® controls:

  Excel® 1997-2003 version
  1. Click Tools in the menu bar.
  2. Click Macro.
  3. Click Security.
  4. Click Low (not recommended).

  Note: If ActiveX controls are not enabled, a warning message is displayed asking you to enable ActiveX. In this case, you should click “OK” to enable it.

  Excel 2007 version
  1. Click the Microsoft Office button and then click Excel options.
  2. Click Trust Center, click Trust center settings, and then click Macro settings.
  3. Click Enable all macros (not recommended, potentially dangerous code can run).
  4. Click Trust Center, click Trust center settings, and then click ActiveX settings.
  5. Click Enable all controls without restrictions and without prompting (not recommended; potentially dangerous controls can run).
  6. Click OK.

  Note: For more information about how to enable macros and ActiveX controls please refer to the Microsoft Office website.
2.2 Hardware requirements

2.2.1 Introduction
The clock tool is designed to configure the system clocks and generate the system_stm32f0xx.c file for STM32F0xx microcontrollers.

The system_stm32f0xx.c file is provided as a template system clock configuration file which can be easily modified to select the corresponding system clock frequency and to configure the Flash latency.

2.2.2 Clock scheme for STM32F0xx microcontrollers
This section describes the system clock scheme that is dependent on the voltage requirements (VDD) versus the system clock frequency and Flash latency versus the system clock frequency.

Three different clock sources can be used to drive the system clock (SYSCLK):
1. HSI (8 MHz) oscillator clock
2. HSE (4 MHz to 32 MHz) oscillator clock
3. Main phase-locked loop (PLL) clock with a PLL voltage-controlled oscillator (PLLVCO) input frequency.

All peripheral clocks are derived from the SYSCLK.

Note: The number of Flash memory wait states (latency) is defined according to the frequency of the CPU (Cortex-M0):
- Zero wait states if 0 < SYSCLK <= 24 MHz
- One wait state if SYSCLK > 24 MHz
Figure 1. Clock scheme

- 8 MHz HSI RC
- PLLSRC
- PLLMUL
- PLL x2, x3, x16
- CSS
- /2
- /244
- LSE
- HCLK
- to AHB bus, core, memory and DMA
- to cortex System timer
- FHCLK Cortex free running clock
- PCLK
- to APB peripherals
- If (APB1 prescaler = 1) x1 else x2
- ADC Prescaler /2, 4
- to TIM1,2,3,6, 14,15,16,17
- to ADC
- 14 MHz max
- PCLK
- to USART1
- 4-32 MHz HSE OSC
- Oscillator Oscillator Output
- Oscillator Oscillator Input
- Oscillator 32MHz Output
- Oscillator 32 MHz Output
- OSC32_IN
- LSE OSC 32.768kHz
- LSE
- /32
- RTCCLK
- to RTC
- RTCSEL[1:0]
- LSI RC 40kHz
- LSI
- /2
- PLLCLK
- HSI
- HSI14
- HSE
- to I2C1
- to I2S1
- FLITFCLK to Flash programming interface
2.2.3 I2S clock generator

This section describes the I2S clock generator. It is dependent on:

- Master clock MCLK (enable or disable)
- Frame width
- I2S peripheral clock (I2SCLK).

Figure 2. I2S clock generator architecture

The audio sampling frequency may be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz or 8 kHz. To reach the desired frequency, the linear divider (DIV) needs to be programmed according to the formulas below:

When the master clock is generated (MCKOE bit in the SPI_I2SPR register is set):

- $FS = \frac{I2SxCLK}{[16 \times 2] \times [(2 \times I2SDIV) + ODD] \times 8}$ when the channel frame is 16 bits wide
- $FS = \frac{I2SxCLK}{[32 \times 2] \times [(2 \times I2SDIV) + ODD] \times 4}$ when the channel frame is 32 bits wide

Where ODD is an odd factor for the prescaler.

When the master clock is disabled (MCKOE bit cleared):

- $FS = \frac{I2SxCLK}{[(16\times2)\times[(2\times I2SDIV) + ODD]]}$ when the channel frame is 16 bits wide
- $FS = \frac{I2SxCLK}{[(32\times2)\times[(2\times I2SDIV) + ODD]]}$ when the channel frame is 32 bits wide

Note: This tool does not configure the I2S register.

The sampling frequency error is computed as an indicator according to the I2S parameters which are not configured in the output file “system_stm32f0xx.c”. 
This section describes how to use the clock tool to configure all system clocks and generate the `system_stm32f0xx.c` file. Two modes are available: Wizard and Expert. The selection is made in the Configuration mode list box.

### 3.1 Wizard mode

This mode (default mode) guides you through a series of steps to obtain the desired clock system configuration quickly and easily.

**Figure 3. Wizard mode user interface**

![Wizard mode user interface](image)

**Note:** The ‘Reset’ button permits the system clock for the default configuration to be set. The wizard guides you through the following steps:

1. **Set the HSE frequency** (if is used in your application) between a minimum of 4 MHz, and a maximum of 32 MHz if a crystal oscillator is used for the STM32F0xx. If the frequency entered is out of range, an error message is displayed, and a valid frequency must be entered.
   
   The definition of HSE_VALUE in the `stm32f0xx.h` file must be modified each time the user changes the HSE oscillator value.

2. Configure the Prefetch buffer (select ON or OFF from the list box).

3. Specify if the I2S clock is needed. If needed, enable it and follow steps 7, 8 and 9. Otherwise, go to step 4.

4. Set the desired HCLK frequency. If the value entered is higher than the maximum HCLK frequency, an error message is displayed.

5. Select the PCLK1 and PCLK2 prescaler settings from the list box to obtain the desired PCLK1 and PCLK2 frequencies. The TIMCLK frequencies are configured automatically depending on the PCLK1 and PCLK2 prescaler settings.
Note: In this product PCLK1 and PCLK2 share the same clock signal, so APB1 prescaler should always equal APB2 prescaler.

6. If the I2S clock is needed, select the frame width (16 or 32 bits).
7. Specify if the master clock is enabled or disabled (Select ON/OFF from the list box).
8. Select the Frequency from the list box. The Fs value can be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz, or 8 kHz.
9. Click the RUN button.

If more than one clock source is possible, a message box displays the clock sources that can be selected (see Figure 4). Choose HSE, HSI or PLL (which are sourced by the HSI or HSE).

**Figure 4. Select the clock source**

10. Click the Generate button to automatically generate `system_stm32f0xx.c` file. The `system_stm32f0xx.c` file is generated in the same location as the clock tool. Display the file to verify the value of the system clock, `SystemCoreClock`, and the values of HCLK, PCLK1, PCLK2, Flash access mode, and other parameters which are defined in the `SetSysClock` function.

If the file is not generated, an error message is displayed as shown **Figure 5**.

**Figure 5. File generation error**

11. The `system_stm32f0xx.c` file must be added to the working project to be built.
3.2 Expert mode

This mode provides more flexibility regarding the configuration setup but the user must ensure that the configuration is correct.

Figure 6. Expert mode user interface

The ‘View’ button permits the .xls file to be viewed in full screen, to be activated or deactivated.

The ‘Reset’ button permits the system clock to be reset to the default configuration.

These main steps are described in detail in this section:
1. Configure the SYSCLK frequency.
2. If required, enable the I2S clock and configure the I2S clock frequency.
3. If required, configure the Prefetch buffer.
4. Generate the `system_stm32f0xx.c` file.
5. Add the `system_stm32f0xx.c` file to the working project to be built.
1. **Configure the SYSCLK frequency.**
   a) If the HSE is used in your application, set its frequency to between 4 MHz and 32 MHz (set it to 32 MHz if a crystal oscillator is used for the STM32F0xx). If the frequency entered is out of range, an error message is displayed. A valid frequency must be entered.
   
   **Note:** The definition of HSE_VALUE in the stm32f0xx.h file must be modified each time the user changes the HSE oscillator value.
   b) Configure the SYSCLK source (PLL, HSE or HSI). If the clock source selection is invalid (HCLK frequency is too high) the error message in Figure 7 is displayed.

   ![Figure 7. System clock frequency is exceeded](image)

   c) If PLL is selected as the SYSCLK source, it is necessary to select the source clock for the PLL (HSE or HSI).
   d) If PLL is selected as the SYSCLK source, configure the main PLL (PLLMUL) and the PLL division factor (PREDIV) if the HSE is selected as PLL clock source.
   e) Set HCLK prescaler using the AHBPrescaler list box to obtain the desired HCLK frequency.
   f) Select PCLK1 prescaler settings from the list box to obtain the desired PCLK1 frequency. The TIMCLK frequencies are configured automatically depending on the PCLK1 prescaler settings.
   g) Select PCLK2 prescaler settings from the list box to obtain the desired PCLK2 frequency. The TIMCLK frequencies are configured automatically depending on the PCLK2 prescaler settings.
   
   **Note:** In this product the PCLK1 and PCLK2 share the same clock signal, so APB1 prescaler should always equal APB2 prescaler.
   h) Configure the Flash Latency: after setting the HCLK prescaler, the number of Flash wait states is configured automatically with the best value (lowest possible value) which can be modified to any value higher than the best value.
   i) Generate the clock configuration files by clicking on the Generate button.

2. **If required, enable the I2S clock and configure the I2S clock frequency.**
   a) Select frame width (16 or 32 bits) and specify if the master clock is enabled or not.
   b) Select the Fs from the list box. The Fs value can be 192 kHz, 96 kHz, 48 kHz, 44.1 kHz, 32 kHz, 22.05 kHz, 16 kHz, 11.025 kHz and 8 kHz.

3. **Optionally configure the Prefetch buffer.**

4. **Generate the system_stm32f0xx.c file.**
   Click the Generate button to automatically generate the system_stm32f0xx.c file in the same location as the clock tool. It can be displayed to verify the value of the SYSCLK, SystemCoreClock, and the values of HCLK, PCLK1, PCLK2, Flash access mode, and other parameters which are defined in the “SetSysClock” function.

5. **The system_stm32f0xx.c file must be added to the working project to be built.**
4 Known limitations

This section describes the known limitations of the clock configuration tool.
This tool does not support configurations that use the HSE external clock source (HSE bypass).
5 Conclusion

This application note provides a description of how to use the clock tool with the STM32F0xx microcontroller devices.

This tool generates a source code file `system_stm32f0xx.c` to configure the clock system of the STM32F0xx. It can be accessed from either of the two configuration modes:

- Wizard mode: provides a quick and easy way to configure the system clocks.
- Expert mode: offers more flexibility in setting up the system clock configuration while still respecting all the product constraints.
6 Revision history

Table 2. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>03-May-2012</td>
<td>1</td>
<td>Initial release</td>
</tr>
</tbody>
</table>