Introduction

This document describes the design of a three-phase brushless DC (BLDC) motor control drive using a sensorless algorithm.

The design is targeted at automotive applications. This cost-effective solution is based on the STMicroelectronics SPC574K72xx devices.
Contents

1 BLDC sensorless control ................................................. 5
   1.1 Principle of BLDC sensorless control ....................... 5
   1.2 BEMF zero-crossing detection ............................... 6

2 System concept ......................................................... 8

3 Hardware and software implementation ............................ 9
   3.1 GTM global initialization ..................................... 9
   3.2 SARADCx (with x = 0,2,6) configuration ....................11
   3.3 TIM1_CHx (with x = 0,1,2) configuration ...................13
   3.4 AT0M0_CHx (with x = 3,4,5) configuration ............... 14
   3.5 TIM0_CHx (with x = 3,4,5) configuration ..................15
   3.6 SPE1 configuration ...........................................16
   3.7 TOM0_CHy (with y = 14,15) configuration ..................17
   3.8 TOM1_CHx (with x = 0,1,2,3,4,5,6) configuration ...... 18
   3.9 TOM1_CH2 and SPE1 output update delay ..................20
   3.10 Speed evaluation and control ..............................20

4 Conclusion ............................................................ 22

Appendix A Further information .................................... 23
   A.1 Reference documents .........................................23
   A.2 Terms and abbreviations ............................... 23

Revision history ....................................................... 24
List of tables

Table 1. GTM clock sources configuration ........................................ 10
Table 2. SPE1_OUT_PATx (with x = 0,1,3,4,5) register configuration .......... 16
Table 3. SPE1_PAT register configuration ........................................ 17
Table 4. TOM1_CHx (with x = 0,1,2,3,4,5,6) configuration .................... 19
Table 5. Acronyms ............................................................................. 23
Table 6. Document revision history .................................................... 24
List of figures

Figure 1. Three phase voltage signals and BEMF ................................................. 6
Figure 2. BEMF sensing scheme ................................................................. 7
Figure 3. Application block diagram ............................................................ 9
Figure 4. BEMF zero-cross detection signals ............................................... 13
Figure 5. System control states ................................................................. 17
1 BLDC sensorless control

1.1 Principle of BLDC sensorless control

The BLDC motor is a rotating electric machine with a classic three-phase stator and with a rotor with surface-mounted permanent magnets.

The commutation is performed electronically at a certain rotor position and the displacement of the magnets on the rotor creates a trapezoidal Back Electro Magnetic Force (BEMF) shape.

The motor can have more than one pole pair per phase. The pole pairs per phase define the ratio between the electrical revolution and the mechanical revolution.

The rotor position must be known in order to align the applied voltage with the BEMF and to achieve the best efficiency. For three-phase BLDC motors, six-step commutation with 120 degree conduction time allows the current to flow in only two phases at any one time and this leaves the third phase available for sensing BEMF.

Since the BEMF is directly related to the rotor position, sensing the BEMF enables the controller to drive the motor, in fact each zero-crossing event of the BEMF precedes a commutation event by 30 electrical degrees as shown in Figure 1.
According to this, once the zero-crossing event of the BEMF is detected, a 30 degree delay must be set before implementing to proper commutation. The rotation speed of the BLDC motor can be controlled changing the applied voltage across the motor phases, i.e. controlling the duty cycle of the applied PWM signals.

1.2 BEMF zero-crossing detection

Zero-crossing of the BEMF can be sensed on the available motor phase during the PWM off-time or during the PWM on-time (see Section A.1: Reference documents, 1). In the first case, the phase voltage is directly proportional to the BEMF and in the second case it is proportional to the BEMF plus the half of the power supply voltage $U_{DCBUS}/2$. The BEMF can be sensed, during the PWM on-time, directly using an ADC channel on the available motor phase by a voltage divider in order to adjust the phase voltage into the ADC converter range as shown in Figure 2. One voltage divider is required for each phase.

A low-pass filter can be used in order to reduce the high-frequency noise affecting the ADC measurement.
Figure 2. BEMF sensing scheme
2 System concept

The system is designed to drive a three-phase BLDC motor. The control is sensorless and the system implements the detection of the BEMF zero-crossing in order to properly drive the three-phase BLDC motor. The system is developed for using SPC574K72xx devices with the SPC57XXMB evaluation board (see Section A.1: Reference documents, 2) and a three-phase low voltage power stage.

The system meets the following technical specifications:

- PWM frequency = 20KHz;
- BEMF zero-crossing detection using one voltage divider for each motor phase connected to one ADC channel with a sampling period of 50μs;
- Speed loop sampling and control period of 2.5ms.

The SPC574K72xx device includes a generic timer platform called GTM which serves different application domains and different classes within these application domains. The GTM is a data flow driven, large scalable timer with a modular design and a central routing unit. It supports over 200 timed I/O channels and includes application specific modules for hardware support of 4, 5, 6, and 8 cylinder applications for powertrain, transmission, and motor control, including angle clock hardware and motor commutation sub-modules. The GTM has been designed to minimize the amount of interaction between the GTM and the CPU. This is achieved through specific integrated technology, which results in fewer interrupt requests and therefore reduced CPU loading. Most functions are performed in parallel within the GTM's dedicated hardware units, ensuring simple latency calculations.

Some modules can be used independently as standalone functions that are controlled completely by the MCU's host processor. However, these modules can be combined together to create complex timing functions by using the Multi-Channel Sequencer (MCS) and the Advanced Routing Unit (ARU) to control inputs and output to the other GTM sub-modules. Depending on the requirements of the different application domains, multiple device configurations with different number sub-modules (i.e. ARU, ATOM, SPE, TIM, TOM) and channel per sub-module are possible. These sub-modules are directly interconnected and can be set-up accordingly with this type of application.

The SPC574K72xx device implements the configuration 122 of the GTM. A detailed description of the GTM can be found in the GTM specification document (see Section A.1: Reference documents, 3).
3 Hardware and software implementation

This section describes the hardware and software implementation of the system. The Figure 3 shows the application block diagram.

Figure 3. Application block diagram

3.1 GTM global initialization

To run the GTM-122 on the SPC574K72xx device at its maximum speed, it is recommended that:

- FMPLL1 is configured to run at 200MHz and PBridgeA_CLK set to FMPLL1 divided by 4,
- FMPLL0 running at 160 MHz and divided by 2 for the source of the PER_CLK.

This 80 MHz clock is used by the GTM CMU sub-module to derive the GTM’s local clock signals for its sub-modules and the GTM’s external clock signals.
The GTM’s timing clock source is SYS_CLK, which is the PER_CLK signal at the chip level. The SPC574K72xx device’s reference manual (see Section A.1: Reference documents, 4) describes the maximum frequencies for the PBRIDGEA CLK and PER_CLK clocks inside their respective System clock frequency limitations section in the Clocking chapter.

Assuming FMPLLs and all other clock sources are properly configured, the first step to enable the GTM is to configure the Slow Crossbar and peripheral clocks to the Mode Entry (MC_ME) module’s Run Peripheral Configuration 0 register (ME_RUN_PC0) (refer to the SPC574K72xx device’s reference manual (see Section A.1: Reference documents, 4) for all needed details about MC_ME configuration).

The clocks to the GTM do not become active until the run mode is updated in the MC_ME module. Afterwards the GTM can be enabled by clearing the Module Disable (MDIS) in the GTM Module Configuration Register (GTMINT.GTMMCR_MDIS = 0_DEC). This MDIS bit must be cleared to enable writes to the GTM registers for configuration before operation. After the clearing of MDIS bit, AEI protected write responses can be unmasked, the AEI bridge mode can be selected as asynchronous and the buffer depth of AEI bridge is defined (GTM_BRIDGE_MODE = 0x04000001_HEX).

Finally, there are other four steps to enable the GTM internal clocks using the CMU sub-module:

- set the global clock divider ratio, i.e. to define the global clock CMU_GCLK_EN as a fraction of the PER_CLK, writing the numerator and denominator values of the relevant divider.
  In our implementation CMU_GCLK_NUM = 0xFFFFFFFF_HEX and CMU_GCLK_DEN = 0xFFFFFFFF_HEX in order to have CMU_GCLK_EN = PER_CLK = 80MHz.

- select the fixed-frequency clock divider FXCLK. The CMU_FXCLK0 clock is used by the TOM sub-module for PWM generation.
  In our implementation CMU_FXCLK_CTRL = 0x0_HEX in order to select CMU_GCLK_EN as source, i.e. FXCLK = CMU_GCLK_EN = 80MHz.

- select the source and divider for each CLKn (with n = 0,1,2,3,4,5,6,7) signal.
  In our implementation CMU_CLK0_CTRL = 0x000001_HEX and CMU_CLK1_CTRL = 0x00004F_HEX. CMU_CLK0 = 40MHz is used for TIM1_CHx (with x = 0,1,2) and CMU_CLK1 = 1MHz is used for TIM0_CHx (with x = 3,4,5).

- enable the configured clocks.
  In our implementation CMU_CLK_EN = 0x0080000A in order to enable FXCLK, CMU_CLK0 and CMU_CLK1. The configuration is summarized in the Table 1.

For more details see the GTM specification document (see Section A.1: Reference documents, 3).

<table>
<thead>
<tr>
<th>Clock source</th>
<th>Frequency [MHz]</th>
<th>Derived from</th>
<th>Used by GTM sub-module</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMPLL0</td>
<td>160</td>
<td>At the chip level</td>
<td>---</td>
</tr>
<tr>
<td>FMPLL1</td>
<td>200</td>
<td>At the chip level</td>
<td>---</td>
</tr>
<tr>
<td>PBRIDGEA_CLK</td>
<td>50</td>
<td>FMPLL1 / 4</td>
<td>---</td>
</tr>
<tr>
<td>PER_CLK</td>
<td>80</td>
<td>FMPLL0 / 2</td>
<td>GTM interface and all sub-modules except the following</td>
</tr>
</tbody>
</table>
3.2 SARADCx (with $x = 0,2,6$) configuration

The SARADC digital interface block controls the on-chip SARADC analog block and holds control and status registers accessible for the application. It provides accurate and fast conversion data for a wide range of applications. Each SARADC analog block has its corresponding digital interface implemented at the SoC level.

The SARADC digital interface contains advanced features for normal or injected conversion modes of operation. The conversion can be triggered by software or hardware.

The mask registers present within the digital interface can be properly programmed to configure which channel has to be converted. External channel selection is provided through external decode signals and are available as alternate functions on GPIO. Each set of eight external channels can be mapped to any internal analog channel by static programming by software in specific registers.

Four conversion timing registers exist that allow configuration of different pre-charging and sampling durations, and it is possible to select one of the conversion timing registers for each channel. For each channel, it is possible to choose the voltage reference through software. Configurable number of analog watchdogs allows continuous hardware monitoring of analog input channels with trigger outputs on watchdog threshold crossover events. The digital interface also provides for interrupt/DMA support for various conditions related to end of channel conversions.

For more details see the SPC574K72xx device's reference manual (see Section A.1: Reference documents, 4).

BEMF voltage is measured using one divider for each inverter leg. Each phase voltage is routed to a SARADCx (with $x = 0,2,6$) channel follows:

- Phase A BEMF $\rightarrow$ SARADC0\_CH4 on PAD PD[11] (SIUL2\_MSCR59\_APC = 1\_DEC);
- Phase B BEMF $\rightarrow$ SARADC2\_CH16 on PAD PG[8] (SIUL2\_MSCR104\_APC = 1\_DEC);
- Phase C BEMF $\rightarrow$ SARADC6\_CH48 on PAD PI[9] (SIUL2\_MSCR137\_APC = 1\_DEC);

The FMPLL0 frequency is set to 160MHz and the SARADCx frequency is set to 10MHz (MC\_CGM\_AC0\_DC2 = 0x800F0000\_HEX with DIV = 15\_DEC).
Note: SARADCx maximum frequency is 14.6MHz, anyway the maximum allowed value for this application is 10MHz because SARADCx frequency must be synchronous with TIM1_CHx (with x = 0,1,2) in order to avoid delay due to the resynchronization in the occurrence of SARADCx watchdog 3 pulses.

The conversion timing is defined by the conversion timing register, for example SARADCx_CTR0. This register contains PRECHG and INPSAMP fields to define the required duration for pre-charging and sampling phases. The selection of this register for each SARADCx channel is done by the CTSEL bit field of corresponding channel data register (CTR0 is selected by default). The total conversion duration for 12-bit conversion (not including external multiplexing) is given by the following formula:

\[ t_{\text{conv}} = t_{\text{prechg}} + t_{\text{sample}} + t_{\text{eval}} = (\text{PRECHG} + \text{INPSAMP} + 25) / f_{\text{SARADCx}} \]

Considering that PRECHG = 3_{\text{DEC}} and INPSAMP = 8_{\text{DEC}} in order to have a pre-charging time and a sampling time greater than the minimum required respectively equal to 270ns and 750ns (SARADCx_CTR0 = 0x00000030\_HEX, SARADC\_x\_ICDRy\_PCE = 1_{\text{DEC}} with x = 0,2,6 and y = 4,16,48), the total conversion duration for 12-bit conversion is \( t_{\text{conv}} = 3.600\mu s \).

Each SARADCx (with x = 0,2,6) is configured in order to start an injected conversion (SARADCx_MCR_JTRGEN = 1_{\text{DEC}}) on the relevant channel (SARADC0_ICJCMR0 = 0x00000010\_HEX, SARADC2_ICJCMR0 = 0x00001000\_HEX, SARADC6_ICJCMR1 = 0x00001000\_HEX) with overwrite enabled (SARADCx_MCR_OWREN = 1_{\text{DEC}}) according to the occurrence of the falling edge (SARADCx_MCR_JEDGESEL = 0_{\text{DEC}}) of TOM0_CH14 (SIUL2_MSCR608 = 0x13\_HEX, SIUL2_MSCR610 = 0x13\_HEX, SIUL2_MSCR614 = 0x13\_HEX).

TOM0_CH14 is configured to generate a PWM signal with period equals to \( T_{\text{PWM}} \) (period of PWM outputs) and with a 50% duty cycle. TOM0_CH14 is started synchronously with TOM0_CH15 (for more details see Section 3.7). According to this, BEMF voltage is measured one time per \( T_{\text{PWM}} \) period starting on the middle of the period, i.e. BEMF voltage is measured during the PWM on-time.

BEMF voltage zero-cross event occurs when BEMF voltage crosses the \( U_{\text{DCBUS}}/2 \) and it is detected for each SARADCx channel using the watchdog 3 (SARADC0_ICWSELR0 = 0x00000000\_HEX, SARADC2_ICWSELR2 = 0x00000003\_HEX, SARADC6_ICWSELR6 = 0x00000003\_HEX) with low threshold set at default value (SARADCx_WTHRHLR3_THLH = 0_{\text{DEC}}) and high threshold set to \( V_{\text{ADCREF}}/2 \) (SARADCx_WTHRHLR3_THRH = 2047_{\text{DEC}}). According to this configuration, when BEMF voltage crosses the \( U_{\text{DCBUS}}/2 \), for each motor phase the relevant SARADCx watchdog 3 generates a pulse with an on-time equals to 1 PER_CLK cycle (see Figure 4).

Finally each SARADCx (with x = 0,2,6) is powered up (SARADCx_MCR_PWDN = 0_{\text{DEC}}).
3.3 **TIM1\_CHx (with x = 0,1,2) configuration**

The Timer Input Module (TIM) is responsible for filtering and capturing input signals of the GTM. Several characteristics of the input signals can be measured inside the TIM channels. For advanced data processing the detected input characteristics of the TIM module can be routed through the ARU to subsequent processing units of the GTM.

Input characteristics mean either time stamp values of detected input rising or falling edges together with the new signal level or the number of edges received since channel enable together with the actual time stamp or PWM signal durations for a whole PWM period. For more details see the GTM specification document (see Section A.1: Reference documents, 3).

SARADCx (with x = 0,2,6) Watchdog 3 output is internally routed via SIUL2 to a TIM1\_CHx (with x = 0,1,2) as follow:

SARADC0 Watchdog 3 → TIM1\_CH0 (SIUL2.MSCR520 = 0x20HEX);
SARADC2 Watchdog 3 → TIM1\_CH1 (SIUL2.MSCR521 = 0x20HEX);
SARADC6 Watchdog 3 → TIM1\_CH2 (SIUL2.MSCR522 = 0x20HEX);

Each TIM1\_CHx (with x = 0,1,2) is configured in TPWM mode in order to measure the period and the duty cycle of the input signal. The configuration of TIM1\_CHx in TPWM mode is used just for test, i.e. the value TIM1\_CHx\_GPR1 can be read in order to check, in the time window where BEMF voltage is higher than U_{DCBUS}/2, the occurrence of one SARADCx (with x = 0,2,6) Watchdog 3 output pulse per T_{PWM} period.

The DSL bit defines the polarity of the PWM input signal. Setting DSL = 1\_BIN the high level time is measured as duty cycle and the TIM channel starts measuring after the rising edge occurrence. Measurement is done using TIM1\_CHx\_CNT register counting with the configured clock coming from CMU\_CLK0 until a falling edge occurrence.

Then the counter value is stored inside the shadow register TIM1\_CHx\_CNTS (if CNTS\_SEL = 0\_BIN) and the counter TIM1\_CHx\_CNT counts continuously until the next rising edge occurrence. On this following rising edge occurrence the content of the TIM1\_CHx\_CNTS register is transferred to TIM1\_CHx\_GPR0 and the content of TIM1\_CHx\_CNT register is transferred to TIM1\_CHx\_GPR1, assuming settings for the selectors GPR0\_SEL=11\_BIN and GPR1\_SEL=11\_BIN.
As result TIM1_CHx_GPR0 contains the duty cycle length and TIM1_CHx_GPR1 contains the period. The bits 1 to 7 of the TIM0_CHx_ECNT can be used to check data consistency of the registers TIM0_CHx_GPR0 and TIM0_CHx_GPR1.

Moreover, TIM1_CHx_FLT (FLT_EN = 1, FLT_CNT_FRQ = CMU_CLK0) is used to filter the input signal. FLT_MODE_RE is set to immediate edge propagation mode with FLT_RE equals to 0 and FLT_MODE_FE is set to individual de-glitch mode with FLT_FE equals to $NTIM_{\text{CLK CYCLE}} - 2$ where $NTIM_{\text{CLK CYCLE}} = TPWM / TIM_{\text{CLK SEL}}$ with TIM_CLK_SEL = CMU_CLK0.

According to this, TIM1_CHx output (F_OUT signal), when BEMF voltage crosses the UDCBUS/2, i.e. the relevant SARADCx watchdog 3 generates a pulse, is a PWM signal with TPWM period and with duty cycle equals to $(NTIM_{\text{CLK CYCLE}} - 1) / NTIM_{\text{CLK CYCLE}}$ (see Figure 4).

### 3.4 ATOM0_CHx (with x = 3,4,5) configuration

The ARU-connected Timer Output Module (ATOM) is able to generate complex output signals without CPU interaction due to its connectivity to the ARU. Typically, output signal characteristics are provided over the ARU connection through sub-modules connected to ARU like e.g. the TIM. Each ATOM sub-module contains eight output channels which can operate independently from each other in several configurable operation modes. For more details see the GTM specification document (see Section A.1: Reference documents, 3).

TIM1_CHx (with x = 0,1,3) output (F_OUT signal) is internally routed via ARU (TIM1_CHx_ARU_EN =1BIN) to a ATOM0_CHx (with x = 3,4,5) as follow (ATOM0_CHx_CTRL = 0x000808HEX):
- TIM1_CH0 F_OUT $\rightarrow$ ATOM0_CH3 (ATOM0_CH3_RDADDR = 0x000009);
- TIM1_CH1 F_OUT $\rightarrow$ ATOM0_CH4 (ATOM0_CH4_RDADDR = 0x00000A);
- TIM1_CH2 F_OUT $\rightarrow$ ATOM0_CH5 (ATOM0_CH5_RDADDR = 0x00000B);

Each ATOM0_CHx (with x = 3,4,5) is configured in ATOM Signal Output Mode Immediate (SOMI). In SOMI mode, the ATOM channel generates output signals on the ATOM0_CHx_OUT output port immediate after update of the bit ACBI(0) of register ATOM0_CHx_STAT or ACB(0) bit of register ATOM0_CHx_CTRL.

Incoming ARU data (53 bit width signal ARU_CHx_IN) is split into three parts by the ACI and communicated to the ATOM channel registers. In SOMI mode incoming ARU data, i.e. ARU_CHx_IN, is split in a way that the lower 24 bits of the ARU data (23 down to 0) are stored in the SR0 register, the upper bits (47 down to 24) are stored in the SR1 register and the bits 52 down to 48 (CTRL_BITS) are stored in the ACBI bit field of the register ATOM0_CHx_STAT.

Considering that TIM1_CHx (with x = 0,1,3) output (F_OUT signal) is routed as ARU_OUT(48) signal, the bit ACBI(0) and the ATOM0_CHx_OUT output are set according to the level of TIM1_CHx (with x = 0,1,3) output (F_OUT signal).

Moreover, the ATOM0_CHx_OUT output is not able to detect a single clock cycle low level of the TIM1_CHx output (F_OUT signal), so ATOM0_CHx_OUT output port level is always high when BEMF voltage is higher than $U_{\text{DCBUS}}/2$ and is always low when BEMF voltage is lower than $U_{\text{DCBUS}}/2$ (see Figure 4). This type of signal can be used in the same way of an Hall sensor output signal.

Finally each ATOM0_CHx (with x = 3,4,5) is enabled (ATOM0_AGC_GLB_CTRL = 0x0A800000HEX, ATOM0_AGC_ENDIS_CTRL = 0x0A80HEX).
ATOM0_AGC_OUTEN_CTRL = 0x0A80HEX) and a trigger request is set
(ATOM0_AGC_GLB_CTRL |= 0x00000001HEX).

3.5 TIM0_CHx (with \(x = 3,4,5\)) configuration

The Timer Input Module (TIM) is responsible for filtering and capturing input signals of the
GTM. Several characteristics of the input signals can be measured inside the TIM channels.
For advanced data processing the detected input characteristics of the TIM module can be
routed through the ARU to subsequent processing units of the GTM.

Input characteristics mean either time stamp values of detected input rising or falling edges
together with the new signal level or the number of edges received since channel enable
一起 with the actual time stamp or PWM signal durations for a whole PWM period.

For more details see the GTM specification document (see Section A.1: Reference
documents, 3).

ATOM0_CHx (with \(x = 3,4,5\)) output is internally routed via GTM signal multiplex to a
TIM0_CHx (with \(x = 3,4,5\)) as follow (TIM0_IN_SRC = 0x00222000HEX,
TIM0_AUX_IN_SRC = 0x00000038HEX):
- ATOM0_CH3 \(\rightarrow\) TIM0_CH3;
- ATOM0_CH4 \(\rightarrow\) TIM0_CH4;
- ATOM0_CH5 \(\rightarrow\) TIM0_CH5;

Each TIM0_CHx (with \(x = 3,4,5\)) is configured in TPWM mode in order to measure the
period and the duty cycle of the input signal.

The DSL bit defines the polarity of the PWM input signal. Setting DSL = 1BIN the high level
time is measured as duty cycle and the TIM channel starts measuring after the rising edge
occurrence. Measurement is done using TIM0_CHx_CNT register counting with the
configured clock coming from CMU_CLK1 until a falling edge occurrence. Then the counter
value is stored inside the shadow register TIM0_CHx_CNTS (if CNTS_SEL = 0BIN) and the
counter TIM0_CHx_CNT counts continuously until the next rising edge occurrence. On this
following rising edge occurrence the content of the TIM0_CHx_CNTS register is transferred
to TIM0_CHx_GPR0 and the content of TIM0_CHx_CNT register is transferred to
TIM0_CHx_GPR1, assuming settings for the selectors GPR0_SEL=11BIN and
GPR1_SEL=11BIN.

As result TIM0_CHx_GPR0 contains the duty cycle length and TIM0_CHx_GPR1 contains
the period. The bits 1 to 7 of the TIM0_CHx_ECNT may be used to check data consistency
of the registers TIM0_CHx_GPR0 and TIM0_CHx_GPR1.

Moreover, TIM0_CHx_FLT (FLT_EN = 1, FLT_CNT_FRQ = CMU_CLK1) is used to filter the
input signal. FLT_MODE_RE and FLT_MODE_FE are set to immediate edge propagation
mode with FLT_RE = FLT_FE = N \(\times\) TPWM \(\times\) CMU_CLK1. According to this, TIM0_CHx
ignores the input level until the acceptance time N \(\times\) TPWM is expired, i.e. the following N – 1
BEMF measurements after the occurrence of a BEMF zero-cross event are ignored. This
filtering mode can be useful at low motor speed where the slope of BEMF voltage is too low
to have a single zero-cross event and also to avoid the detection of a wrong BACKEMF
zero-crossing due to the high voltage spike occurring on each change of SPE1 output
pattern.

The period of the input signal is used to calculate the motor speed and to set the correct
update delay for SPE1 output according to the BEMF zero-cross event time.
TIM1_CHx (with x = 0,1,2) are used to manage the signals coming from SARADCx (with x = 0,2,6) Watchdog 3 while TIM0_CHx (with x = 3,4,5) are used to manage the signals coming from ATOM0_CHx (with x = 3,4,5). As result, the configurations of TIM1_CHx_FLT (with x = 0,1,2) and TIM0_CHx_FLT (with x = 3,4,5) are different.

### 3.6 SPE1 configuration

Moreover GTM offers a dedicated sub-module which can be used in combination with other sub-modules to drive a BLDC motor. This sub-module is the Sensor Pattern Evaluator (SPE).

The SPE sub-module is able to evaluate three input signals coming, for example, from three HALL sensors, through three TIM input channels routed to the SPE sub-module. According to the detected sensor pattern, the SPE sub-module is able to set the proper PWM output using the TOM channels in order to support the drive of BLDC motor.

The SPE1 module is used to evaluate three TIM0_CHx inputs (with x = 3,4,5) in order to automatically manage the six TOM1_CHx outputs (with x = 0,1,3,4,5,6) plus the TOM1_CH2 to support the sensorless drive of a BLDC motor based on BACKEMF zero-cross detection. For more details see the GTM specification document (see Section A.1: Reference documents, 3).

SPE1_OUT_PATx (with x = 0,1,3,4,5,6) and SPE1_PAT are configured as shown in Table 1 and Table 2. Finally SPE1_CTRL_STAT is configured (SIE0 = 1BIN, SIE1 = 1BIN, SIE2 = 1BIN, TIM_SEL = 0BIN and TRIG_SEL = 11BIN).

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>TOM_CH1_S OUR</td>
<td>TOM_CH0_S OUR</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>TOM_CH1_S OUR</td>
<td>TOM_CH0_S OUR</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>TOM_CH1_S OUR</td>
<td>TOM_CH0_S OUR</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>0</td>
<td>0</td>
<td>TOM_CH1_S OUR</td>
<td>TOM_CH0_S OUR</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>4</td>
<td>TOM_CH1_SO UR</td>
<td>TOM_CH0_SO UR</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>5</td>
<td>TOM_CH1_SO UR</td>
<td>TOM_CH0_SO UR</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 2. SPE1_OUT_PATx (with x = 0,1,3,4,5) register configuration
AN4688 Hardware and software implementation

Table 3. SPE1_PAT register configuration

<table>
<thead>
<tr>
<th>Code</th>
<th>IP4_PA</th>
<th>IP5_PA</th>
<th>IP4_PA</th>
<th>IP3_PA</th>
<th>IP3_PA</th>
<th>IP2_PA</th>
<th>IP2_PA</th>
<th>IP1_PA</th>
<th>IP1_PA</th>
<th>IP0_PA</th>
<th>IP0_PA</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>6</td>
<td>1</td>
<td>4</td>
<td>1</td>
</tr>
</tbody>
</table>

SPE1 is not enabled until the BEMF voltage is high enough to be properly detected. According to this, the BLDC motor starts in open loop and the SPE output pattern is directly controlled setting the SPE1_OUT_CTRL register and the PWM duty cycle according to a linear open-loop starting ramp.

The open-loop phase is a short state at a very low speed where the BEMF is too small, so when the detection of the BEMF zero-crossing events is stable, the SPE1 is enabled by setting the EN bit-field in the SPE1_CTRL_STAT register and the motor speed is controlled using a PI regulator.

As result the system goes through the states alignment, open-loop and closed-loop. Figure 5 shows the transitions between the states.

![Figure 5. System control states](image)

3.7 TOM0_CHy (with y = 14,15) configuration

The Timer Output Module (TOM) offers 16 independent channels to generate simple PWM signals at each output pin TOM[i]_CH[x]_OUT (i = 0,1,2; x = 0,1,2,...,14,15). For more details see the GTM specification document (see Section A.1: Reference documents, 3).
TOM0_CH14 and TOM0_CH15 are configured:

- to use CMU_FXCLK0 clock = PER_CLK = 80MHz (default value for CLK_SRC_SR bit-field in TOM0_CHy_CTRL register);
- to generate an edge-aligned PWM signal with period equals to $T_{PWM} = 50\mu s$ ($TOM0\_CHy\_SR0 = TPWM$, $TOM0\_CHy\_CM0 = TPWM$) and with a 50% duty cycle ($TOM0\_CHy\_SR1 = TPWM/2$, $TOM0\_CHy\_CM1 = TPWM/2$) starting with high level signal ($TOM0\_CHy\_CTRL\_SL = 1_{DEC}$). The reset of $TOM0\_CHy\_CN0$ counter register is done on matching comparison of $TOM0\_CHy\_CM0$ ($TOM0\_CHy\_CTRL\_TRIGOUT = 1_{DEC}$, $TOM0\_CHy\_CTRL\_RST\_CCU0 = 0_{DEC}$).

After the configuration each TOM0_CHy (with $y = 14, 15$) is enabled ($TOM0\_TGC1\_GLB\_CTRL = 0x00000000\text{HEX}$, $TOM0\_TGC1\_ENDIS\_CTRL = 0x0000A000\text{HEX}$, $TOM0\_TGC1\_OUTEN\_CTRL = 0x0000A000\text{HEX}$) and a trigger request is set ($TOM0\_TGC1\_GLB\_CTRL |\!|= 0x00000001\text{HEX}$) in order to synchronously start the $TOM0\_CH14$ and $TOM0\_CH15$.

$TOM0\_CH14$ is used to start SARADCx injected conversion and $TOM0\_CH15$ is used to reset $TOM1\_CHx$ (with $x = 0, 1$) counter on matching comparison of $TOM0\_CHy\_CM0$ in order to have center-aligned PWM outputs.

### 3.8 TOM1_CHx (with $x = 0,1,2,3,4,5,6$) configuration

The Timer Output Module (TOM) offers 16 independent channels to generate simple PWM signals at each output pin $TOM[i]\_CH[x]\_OUT$ ($i = 0,1,2$; $x = 0,1,2,..,14,15$). For more details see the GTM specification document (see Section A.1: Reference documents, 3).

The TOM1 sub-module offers in combination with the SPE1 sub-module the BLDC support. To drive a BLDC motor, $TOM1\_CHx$ (with $x = 0,1,3,4,5,6$) can be used. $TOM1\_CHx$ (with $x = 0,1,2,3,4,5,6$) are externally connected to the power stage as follow:

- $TOM1\_CH0 \rightarrow PWMA\_H$ on PAD PC[2] (SIUL2.MSCR_34.R = 0x22080009\text{HEX})
- $TOM1\_CH1 \rightarrow PWMA\_L$ on PAD PC[0] (SIUL2.MSCR_32.R = 0x22080009\text{HEX})
- $TOM1\_CH2 \rightarrow PWMB\_H$ on PAD PA[2] (SIUL2.MSCR_2.R = 0x22080008\text{HEX})
- $TOM1\_CH4 \rightarrow PWMB\_L$ on PAD PA[1] (SIUL2.MSCR_1.R = 0x22080008\text{HEX})
- $TOM1\_CH5 \rightarrow PWMC\_H$ on PAD PA[12] (SIUL2.MSCR_12.R = 0x22080008\text{HEX})
- $TOM1\_CH6 \rightarrow PWMC\_L$ on PAD PA[13] (SIUL2.MSCR_13.R = 0x22080008\text{HEX})

The BLDC support is configured by setting the SPEM bit inside the $TOM1\_CHx\_CTRL$ register. When this bit is set the TOM channel output is controlled through the SPE_OUT signal coming from the SPE1 sub-module.

The SPE1 sub-module can set the output of each TOM1_CHx to the value 0 or 1 or can use the internal signal $TOM1\_CH0\_SOUR$ or $TOM1\_CH1\_SOUR$ coming from the $TOM1\_CH0$ and $TOM1\_CH1$ respectively.

According to this $TOM1\_CH0$ and $TOM1\_CH1$ are configured to generate a couple of complementary PWM signals (SL = 0 for $TOM1\_CH0$ and SL = 1 for $TOM1\_CH1$) with fixed PWM period $T_{PWM} = 50\mu s = 4000\_TOM1\_CHx\_CLK\_CYCLE$, controllable duty cycle and dead-time insertion (fixed according to the characteristics of the used power stage). Such configuration is done by setting the right values for registers SR0/CM0 and SR1/CM1.

In order to have center-aligned PWMs, the reset of the relevant counter register CN0 is done on trigger signal coming from $TOM0\_CH15$ for $TOM1\_CH0$ and from $TOM1\_CH0$.
The duty cycle is changed updating the relevant shadow registers as describe below where PWMDUTYCYCLE can assume the value from 0 to 3999.

\[
\text{TOM1\_CHx\_CLK\_CYCLE} = \frac{2000 \cdot \text{PWMDUTYCYCLE}}{2};
\]

\[
\text{TOM1\_CH0\_SR1} = \frac{2000 + \text{PWMDUTYCYCLE}}{2};
\]

\[
\text{TOM1\_CH1\_SR1} = \frac{2000 - \text{PWMDUTYCYCLE}}{2} - \text{PWMDEADTIME}.
\]

\[
\text{TOM1\_CH1\_SR0} = \frac{2000 + \text{PWMDUTYCYCLE}}{2} + \text{PWMDEADTIME}.
\]

The TOM1\_CHx\_CM0/CM1 registers are automatically updated on the next reset of the relevant CN0 register on trigger signal coming from TOM0\_CH15.

The TOM1\_CH2 can be used together with the SPE1 sub-module to trigger a delayed update of the SPE\_OUT\_CTRL register after new input pattern detected by SPE1 (signaled by SPE1\_NIPD bit).

This feature is proper configured for TOM1\_CH2 by setting SPEM = 1 and OSM = 1 inside the TOM1\_CH2\_CTRL register. The SPE1 module has to be configured to update SPE\_OUT\_CTRL on TOM1\_CH2\_TRIG\_CCU1 (set TRIG\_SEL = 11\_BIN in SPE1\_CTRL\_STAT).

Then, on new input detected by SPE1, the signal SPE1\_NIPD triggers the start of the TOM1\_CH2 to generate one PWM period by resetting CN0 to 0. On second PWM edge triggered by CCU1 of TOM1\_CH2, the signal TOM2\_CH2\_TRIG\_CCU1 triggers the update of SPE\_OUT\_CTRL. The clock source for TOM1\_CH2 is CMU\_FXCLK2.

The configuration of TOM1\_CHx (with x = 0,1,2,3,4,5,6) is summarized in the Table 4.

Table 4. TOM1\_CHx (with x = 0,1,2,3,4,5,6) configuration

<table>
<thead>
<tr>
<th>TOM1_CHx_CTRL register field</th>
<th>TOM1_CH2</th>
<th>TOM1_CH0</th>
<th>TOM1_CH1</th>
<th>TOM1_CH3</th>
<th>TOM1_CH4</th>
<th>TOM1_CH5</th>
<th>TOM1_CH6</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPEM</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>OSM</td>
<td>1</td>
<td>0 (default)</td>
<td>0 (default)</td>
<td>0 (default)</td>
<td>0 (default)</td>
<td>0 (default)</td>
<td>0 (default)</td>
</tr>
<tr>
<td>CLK_SRC_S</td>
<td>CMU_FX_CLK2</td>
<td>CMU_FX_CLK0 (default)</td>
<td>CMU_FX_CLK0 (default)</td>
<td>CMU_FX_CLK0 (default)</td>
<td>CMU_FX_CLK0 (default)</td>
<td>CMU_FX_CLK0 (default)</td>
<td>CMU_FX_CLK0 (default)</td>
</tr>
<tr>
<td>RST_CCU0</td>
<td>---</td>
<td>1</td>
<td>1</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>SL</td>
<td>1</td>
<td>0 (default)</td>
<td>1</td>
<td>---</td>
<td>---</td>
<td>---</td>
<td>---</td>
</tr>
</tbody>
</table>

Finally each TOM1\_CHx (with x = 0,1,2,3,4,5,6) is enabled (TOM1\_TG0\_GLB\_CTRL = 0x3AAA0000\_HEX, TOM1\_TG0\_ENDIS\_CTRL = 0x00003AAA\_HEX, TOM1\_TG0\_OUTEN\_CTRL = 0x00003AAA\_HEX) and a trigger request is set (TOM1\_TG0\_GLB\_CTRL |= 0x00000001\_HEX) in order to synchronously start the TOM1\_CHx (with x = 0,1,2,3,4,5,6).
3.9 TOM1_CH2 and SPE1 output update delay

The Timer Output Module (TOM) offers 16 independent channels to generate simple PWM signals at each output pin TOM[i]_CH[x]_OUT (i = 0,1,2; x = 0,1,2,...,14,15). For more details see the GTM specification document (see Section A.1: Reference documents, 3).

Detecting the zero crossing of the BEMF is only part of the sensorless operation of a BLDC motor. Once the zero crossing is detected, the 30 degree delay must be implemented. The delay time depends heavily on the rotor speed.

Acceleration and deceleration can also play an important role in determining the delay time. For this reason SPE1 output pattern update must be delayed using the TOM1_CH2 according to the rotor speed.

According to this, TIM0_CH3 interrupt service request is enabled (INTC0_PSR752 = 0x2002Hex, TIM0.CH3_IRQ.EN = 1BIN) and it is used to set the proper update delay for SPE1 output pattern for each mechanical revolution.

The update delay for SPE1 output, with TIM0.CH3_CLK_SEL = CMU_CLK1 = 1MHz and TOM1.CH2_CTRL_CLK_SRC_SR = CMU_FXCLK2 = 80MHz / 2^8 = 0,3125MHz, can be calculated as follow:

\[
\text{DELAY}_{\text{TOM1.CH2_CLK_CYCLE}} = (0x00FFFFFF & \text{TOM0.CH3_GPR1}) \times 1000 / 3125 / 12
\]

Moreover, the update of SPE1 could be synchronized with the beginning of PWM period in order to reduce the switching losses, in fact the high voltage spike occurring on each change of SPE1 output pattern is significantly reduced because only two low-side switches of the power stage are closed on each change of SPE1 output pattern.

According to this, considering T\(_{PWM}\) = 50\(\mu\)s * 0,3125MHz = 15,625 TOM1.CH2_CLK_CYCLE, the synchronized delay can be calculated as follow:

\[
\text{DELAY}_{\text{SYNCH}_{\text{TOM1.CH2_CLK_CYCLE}}} = \text{DELAY}_{\text{TOM1.CH2_CLK_CYCLE}} \times 1000 / 15625 * 15625 / 1000
\]

The double operations of multiplication and division with integer numbers are used in order to obtain an integer multiple of the TPWM. Finally, this value must be added a T\(_{PWM}\) = 50\(\mu\)s * 0,3125MHz = 15,625TOM1.CH2_CLK_CYCLE with the subtraction of the SARADC injection delay T\(_{PWM}/2\) = 25\(\mu\)s plus the SARADC conversion time T\(_{conv}\) = 3,600\(\mu\)s, i.e. the DELAY\(_{SARADC}\) = 50\(\mu\)s - 25\(\mu\)s - 3,6\(\mu\)s * 0,3125MHz = 6,6875TOM1.CH2_CLK_CYCLE. The calculated value DELAY\(_{SYNCH_{TOM1.CH2_CLK_CYCLE}}\) is used to update the TOM1.CH2_CM0 and the TOM1.CH2_CM1 registers as follow:

TOM1.CH2_CM0 = 2 * DELAY\(_{SYNCH_{TOM1.CH2_CLK_CYCLE}}\)
TOM1.CH2_CM1 = DELAY\(_{SYNCH_{TOM1.CH2_CLK_CYCLE}}\)

3.10 Speed evaluation and control

Each TIM0.CHx (with x = 3,4,5) is configured in TPWM mode in order to measure the period and the duty cycle of the input signal.

The DSL bit defines the polarity of the PWM input signal. Setting DSL = 1BIN the high level time is measured as duty cycle and the TIM channel starts measuring after the rising edge occurrence.

Measurement is done using TIM0.CHx_CNT register counting with the configured clock coming from CMU_CLK1 until a falling edge occurrence. Then the counter value is stored...
inside the shadow register TIM0_CHx_CNTS (if CNTS_SEL = 0 BIN) and the counter TIM0_CHx_CNT counts continuously until the next rising edge occurrence. On this following rising edge occurrence the content of the TIM0_CHx_CNTS register is transferred to TIM0_CHx_GPR0 and the content of TIM0_CHx_CNT register is transferred to TIM0_CHx_GPR1, assuming settings for the selectors GPR0_SEL=11BIN and GPR1_SEL=11BIN. According to this, TIM0_CHx_GPR0 contains the duty cycle length and TIM0_CHx_GPR1 contains the period. The bits 1 to 7 of the TIM0_CHx_ECNT may be used to check data consistency of the registers TIM0_CHx_GPR0 and TIM0_CHx_GPR1.

According to this, the rotor speed, with TIM0_CH3_CLK_SEL = CMU_CLK1 = 1MHz, can be calculated in every speed loop control period as follow:

\[
\text{ROTOR\_SPEED\_BACKEMF\_RPM} = \frac{60000000\text{DEC}}{(0x00FFFFFF\text{HEX} \& \text{TIM0\_CH3\_GPR1})}
\]

The speed loop control is provided by a PI controller called in every speed loop control period. The speed loop control period is fixed and independent from the rotor speed. The \( K_P \) and \( K_I \) constants are calculated from either the BLDC motor or the whole mechanical system.
4 Conclusion

The described implementation shows simplicity and efficiency on using of the SPC574K72xx device for BLDC motor control and, using the GTM module, the SPC574K72xx device is able to drive a BLDC motor in an automatic way both for sensored control (using Hall sensors feedback) and sensorless control (using BEMF feedback) with a CPU load close to zero.
Appendix A  Further information

A.1  Reference documents

2.  SPC57XXMB evaluation system for SPC57x and SPC58x microcontroller families (DB2609, DocId027967)
3.  BOSCH. GTM-IP Specification Rev. 1.5.5.1. 2013.
4.  SPC574Kxx - 32-bit Power Architecture® based MCU with up to 4 Mbyte Flash and 304 Kbyte RAM memories (RM0334, DocId023671).

A.2  Terms and abbreviations

This document uses the following terms and abbreviations.

Table 5. Acronyms

<table>
<thead>
<tr>
<th>Terms</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AEIGTM</td>
<td>Generic Bus Interface</td>
</tr>
<tr>
<td>ARU</td>
<td>Advanced Routing Unit</td>
</tr>
<tr>
<td>ATOM</td>
<td>ARU-connected Timer Output Module</td>
</tr>
<tr>
<td>BEMF</td>
<td>Back Electro Magnetic Force</td>
</tr>
<tr>
<td>CMU</td>
<td>Clock Management Unit</td>
</tr>
<tr>
<td>GTM</td>
<td>Generic Timer Module</td>
</tr>
<tr>
<td>IP</td>
<td>Intellectual Property</td>
</tr>
<tr>
<td>PWM</td>
<td>Pulse Width Modulation</td>
</tr>
<tr>
<td>SARADC</td>
<td>Successive Approximation Register Analog-to-Digital Converter</td>
</tr>
<tr>
<td>SoC</td>
<td>System on Chip</td>
</tr>
<tr>
<td>SPE</td>
<td>Sensor Pattern Evaluation</td>
</tr>
<tr>
<td>TIM</td>
<td>Timer Input Module</td>
</tr>
<tr>
<td>TOM</td>
<td>Timer Output Module</td>
</tr>
<tr>
<td>$U_{DCBUS}$</td>
<td>Power Supply Voltage</td>
</tr>
</tbody>
</table>
Revision history

Table 6. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>07-Mar-2016</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>