Introduction

The SLLIMM™-nano 1st and 2nd series consist of two product families of compact, intelligent power modules offering several advanced functions and protection features such as an op-amp for advanced current sensing, NTC thermistor for temperature monitoring, interlocking function to prevent shoot-through, undervoltage lockout, comparator for fault protection against overcurrent or short-circuit and smart shutdown function.

The smart shutdown function is based on innovative patented circuitry internally connected to the comparator, which provides intelligent fault management and greatly reduces delays in protection intervention.

Both SLLIMM-nano families are equipped with three half bridge IC gate drivers. There is just one comparator input pin (CIN) which is directly connected to the U IC gate driver and one shutdown pin (SD / OD) which internally connects all three IC gate drivers. In order to take advantage of the smart shutdown function and to perform very fast, effective overcurrent protection on all legs, an external RC network on the SD / OD pin must be added and properly designed.

This application note will describe how the smart shutdown (SSD) function and the shutdown (SD) work, while providing guidelines for proper external hardware design to implement active overcurrent protection.
Contents

1 Internal circuit ........................................................................................................ 3
2 Smart shutdown and shutdown function .............................................. 6
3 Design guidelines .................................................................................................. 9
   3.1 SLLIMM-nano without NTC ........................................................................ 9
   3.2 SLLIMM-nano with NTC thermistor .......................................................... 11
4 Experimental results ............................................................................................. 15
   4.1 Example of suggested configuration ............................................................ 15
   4.2 Example of an unsuitable configuration ....................................................... 16
5 Conclusions ........................................................................................................... 18
6 References ............................................................................................................. 19
7 Revision history .................................................................................................... 20
1 Internal circuit

The SLLIMM-nano 1st and 2nd series devices relevant to this application note are the following:

- STGIPN3H60(1)
- STGIPN3H60-E(1)
- STGIPN3H60-Hx(1)
- STGIPN3H60T-H(2)
- STIPNxM50-H(1)
- STIPNxM50T-Hy(2)
- STGIPQxH60T-Hy(2)
- STGIPQxC60T-Hy(2)
- STIPQxM60T-Hy(2)

(1) without NTC thermistor, (2) with NTC thermistor

They may or may not be equipped with an NTC thermistor. Therefore, the internal circuitry of the above-listed SLLIMM-nano devices can differ by specific part number as a function of the presence of the NTC. The SLIMM-nano 1st and 2nd series with NTC thermistor are capable of sensing the module temperature.

In the devices housing the NTC, the SD function and the thermistor share the same pin T / SD / OD. They can coexist, but specific design guidelines must be taken into account for the external SD circuit design in order to avoid any undesired shutdown events. Therefore, different guidelines must be followed when using the SLLIMM-nano with or without the NTC, as will be explained hereafter in Section 3: "Design guidelines".

Thanks to the open emitter configuration of the SLLIMM-nano, it is possible to monitor the instantaneous currents by using one or three shunt resistors. The shunt voltage can be sensed through the internal comparator (CIN) pin, providing protection against overcurrent and short-circuit events in a very short time, thanks to the smart shutdown and shutdown functions. The smart shutdown function is a dedicated feature connected to the comparator of the U gate driver only and is able to turn off the switches of the U leg in a few hundred nanoseconds (dashed and dotted, blue path in Figure 1, Figure 2 and Figure 3), whereas the other two legs, V and W, are internally connected to the U gate driver through the SD / OD pad (dashed, green path). This internal path is responsible for the overcurrent protection of the V and W legs thanks to the SD function and the external RC circuit, the design of which will be described in detail in Section 2: "Smart shutdown and shutdown function". The SD / OD pin (or T / SD / OD pin if using the NTC-embedded SLLIMM-nano) can be used either as an input or output pin.
Figure 1: Internal circuit for SLLIMM-nano without NTC
Figure 2: Internal circuit for SLLIMM-nano with NTC
2 Smart shutdown and shutdown function

The details of the IC gate drivers for the SLLIMM-nano are shown below in Figure 3 along with the external RC circuit to be added to obtain the proper behavior for overcurrent protection.

Figure 3: SD and SSD gate driver detail

The comparator is integrated on the U IC gate driver and has an internal reference voltage, $V_{REF}$, on its inverting input, whereas the non-inverting input is available on the CIN pin. The comparator provides the ability to monitor the current, ensuring protection against overcurrent and short-circuit events. The output signal of the comparator enables the smart shutdown (SSD) function (dashed and dotted, blue path) which is responsible for very fast...
overcurrent protection of the module. Thanks to a preferential internal path, the SSD is able to set the outputs of the U gate driver (HVG and LVG) to low level in only 200 ns (typical propagation delay time) while at the same time switching on the open drain MOSFET M1 available on the SD / OD pin (or T / SD / OD pin). The SD pin is connected to the external RC network (RSD and CSSD) in order to obtain a mono stable circuit. This external RC network also determines the protection time on the V and W legs when a fault condition occurs, as shown by the dashed, green path.

In Figure 4 the timing chart of an overcurrent event is represented. At t2, the fault event is detected, the outputs of U gate drive (LVG, HVG) are immediately set to low level, protecting the U leg, and the M1 MOSFET is switched on. The external capacitor CSD then starts the discharging phase with a time constant \( \tau_A \) since the SD voltage is pulled down through the M1 \( R_{ON,OD} \) resistor.

**Figure 4: Timing chart of the smart shutdown function**

---

![Timing chart of the smart shutdown function](image-url)
As soon as the SD voltage reaches the internal lower threshold $V_{il}(t_3)$, the V and W driver outputs are also set to low level and the device is completely turned-off.

Starting from that moment, the M1 MOSFET is switched off, leading the external RC circuit back to a charging phase with $\tau_B$ time constant. When the SD voltage reaches the high level logic threshold voltage $V_{ih}(t_4)$ the system is eventually re-enabled.

The two time constants, $\tau_A$ and $\tau_B$, are different for SLLIMM-nano with or without the NTC thermistor, since the equivalent circuit can change accordingly, as shown in Figure 5.

**Figure 5: Shutdown circuits with and without the NTC**

In the devices without NTC thermistor, the time constant $\tau_A$ and $\tau_B$ are given by:

**Equation 1**

$$\tau_A = \left(R_{\text{ON,OD}} // R_{SD} // R_{PD,SD}\right) \cdot C_{SD} \cong R_{\text{ON,OD}} \cdot C_{SD}$$

**Equation 2**

$$\tau_B = \left(R_{SD} // R_{PD,SD}\right) \cdot C_{SD}$$

In the devices with NTC thermistor, the time constant $\tau_A$ and $\tau_B$ are given by:

**Equation 3**

$$\tau_A = \left(R_{\text{ON,OD}} // R_{SD} // R_{PD,SD} // R_{\text{NTC}}\right) \cdot C_{SD} \cong R_{\text{ON,OD}} \cdot C_{SD}$$

**Equation 4**

$$\tau_B = \left(R_{SD} // R_{PD,SD} // R_{\text{NTC}}\right) \cdot C_{SD}$$

As previously discussed, the overcurrent intervention delay time $t_A$ (defined as the time interval $t_3 - t_2$) is strictly linked to the time constant $\tau_A$, which is a function of the $R_{SD}$ and $C_{SD}$ values. Therefore, the external RC network must be carefully designed for effective protection of the device, as explained in Section 3: "Design guidelines".
3 Design guidelines

The design guidelines to be followed to ensure effective overcurrent protection of the SLLIMM-nano are described in this section. The external RC network (\(R_{SD}\) and \(C_{SD}\)) needed for the SD function must be designed according to specific guidelines dedicated to SLLIMM-nano with NTC or without NTC. Any other external network that may be connected to the SD pin, other than a simple \(R_{SD}\)-\(C_{SD}\) mono stable circuit (e.g. additional filter, optocoupler or latching circuit), needs to be taken into account with their passive or active components in order to estimate the actual time constants.

3.1 SLLIMM-nano without NTC

If using the SLLIMM-nano without NTC, the pull-up \(R_{SD}\) resistor and \(C_{SD}\) capacitor can be correctly sized by following a few steps.

The \(R_{SD}\) value must be designed in order to guarantee an open drain voltage drop lower than the low logic level threshold \(V_{IL}\) (i.e. \(V_{OD} \leq 500\) mV @ \(I_{OD} = 3\) mA), and it is a function of the pull-up supply voltage (\(V_{Bias}\)), as expressed by the following:

**Equation 5**

\[
R_{SD} \geq \frac{V_{Bias} - V_{OD}}{I_{OD}}
\]

The \(C_{SD}\) value, along with the \(R_{SD}\), sets the SD disabling (\(t_A\)) and re-enabling (\(t_B\)) time constants and \(t_A\) (linked to \(t_A\)) is responsible for protection of the V and W legs.

It is recommended to set the disabling time constant \(t_A\) no higher than 500 ns in order to guarantee a fast shutdown time also for the V and W legs.

*Figure 6* and *Figure 7* show the trends of \(t_A\) and \(t_B\) respectively as a function of the \(C_{SD}\) capacitor.
Figure 6: SD disabling time constant, $\tau_A$

![Diagram showing SD disabling time constant, $\tau_A$, vs. $C_{SD}$ (nF)]

Figure 7: SD Re-enabling time constant, $\tau_B$

![Diagram showing SD re-enabling time constant, $\tau_B$, vs. $C_{SD}$ (nF)]

The curves shown have been derived starting from Equation 1 and 2.
An RC filter (R\textsubscript{SF}, C\textsubscript{SF}) is recommended at the CIN pin to avoid sensing noise on the shunt resistor. Since it adds a time delay to the SSD/SD total intervention time, starting from the fault instant, its time constant is recommended to be no greater than 1 µs. Therefore the total disable time \( t_{\text{Total}} \) necessary to switch off the SLLIMM-nano starting from the fault event is:

\textbf{Equation 6}

\[
U \text{ leg only: } t_{\text{Total},U} = t_{\text{SF}} + t_{\text{isd}} + t_{\text{off}}
\]

\textbf{Equation 7}

\[
V \text{ and W legs: } t_{\text{Total},VW} = t_{\text{SF}} + t_{\text{d.comp}} + t_{A} + t_{\text{isd}} + t_{\text{off}}
\]

where:

- \( t_{\text{SF}} \) is the time delay due to the shunt RC filter
- \( t_{\text{isd}} \) is the propagation delay time of the gate driver, from comparator to high/low side driver turn-off (refer to the device datasheet)
- \( t_{\text{d.comp}} \) is the propagation delay time of the gate driver, from comparator to SD (refer to the device datasheet)
- \( t_{A} \) is the SD disabling delay time during the RC discharging phase (\( t_{3} - t_{2} \) in \textbf{Figure 4}), which depends on \( t_{A} \).
- \( t_{\text{isd}} \) is the propagation delay time of the gate driver, from SD to high/low side driver turn-off (refer to the device datasheet)
- \( t_{\text{off}} \) is the IGBT turn-off time

### 3.2 SLLIMM-nano with NTC thermistor

If using an NTC-embedded SLLIMM-nano, as previously stated it is internally connected between the SD path and ground, therefore its resistance must be taken into account. The equivalent parallel resistance of the NTC thermistor and pull-down resistor \( R_{PD,SD} \) is shown below as a function of temperature (\textbf{Figure 8}). Temperature monitoring and the SD function can coexist on the same pin if a proper external pull-up resistor \( R_{SD} \) is designed. To avoid unwanted shutdown, the SD voltage should be kept higher than the high-level logic threshold \( V_{ih} \) during normal operation of the module for all of the allowed operating temperatures. This is done by setting the \( R_{SD} \) to 1 kΩ or 2.2 kΩ for the 3.3 V or 5 V MCU bias voltages, respectively (see \textbf{Figure 9}).
The $C_{SD}$ value, along with the $R_{SD}$, will set the SD disabling ($\tau_A$) and re-enabling ($\tau_B$) as represented in Figure 10 and Figure 11 respectively, considering the recommended
disabling time constant $\tau_A$ not higher than 500 ns for a fast shutdown time also for the V and W legs.

Figure 10: SD disabling time constant, $\tau_A$

Figure 11: SD re-enabling time constant, $\tau_B$
The curves shown have been derived starting from Equation 3 and 4 and the total disable time $t_{\text{Total}}$ necessary to switch off the SLLIMM-nano starting from the fault event, is still given by Equation 6 and 7. Only $t_A$ (SD disabling delay time during the RC discharging phase) is impacted by the NTC thermistor.
4 Experimental results

In this section, two practical test cases are analyzed. The first one refers to a correct configuration of the external SD circuit which ensures proper overcurrent protection behavior. The second case is instead based on a non-recommended configuration, which could lead to module damaged in case of a fault event.

4.1 Example of suggested configuration

The test configuration is as follows:

- STiPN1M50T-H (SLLIMM-nano 1st series with NTC)
- $V_{\text{Bias}} = 5\, \text{V}$
- $R_{SD} = 2.2\, \text{k}\Omega$
- $C_{SD} = 1\, \text{nF}$

Since the considered module is NTC-provided, according to the guidelines one of the two MCU voltage/pull-up resistor configurations (3.3 V – 1 kΩ or 5 V – 2.2 kΩ) must be used. Then, a 1 nF capacitor has been selected to obtain a proper disabling time constant, according to recommendations. Therefore the expected time constants are:

$\tau_A \approx 150\, \text{ns}$ $\tau_B \approx 2100\, \text{ns}$ @ $T_{\text{case}} = 25\, ^\circ\text{C}$

These have been calculated using the formulas from Figure 5. The test consists in a SD/SSD intervention event through externally controlling the CIN pin in order to simulate an overcurrent event (shunt resistor voltage greater than $V_{\text{REF}}$). The test capture is shown in Figure 12. Low side IGBT emitter currents of the U and V legs along with SD and CIN voltage have been sensed. The same behavior of the V leg is applicable also on the W leg. As can be observed, the U leg is completely switched off (current $I_{C, U}$ going to zero) 438 ns after the CIN voltage exceeds the $V_{\text{REF}}$ threshold, thanks to the SSD feature directly implemented on the U leg gate driver. This time delay comprises the SSD internal delay time ($t_{\text{isd}}$) and IGBT turn off time ($t_{\text{off}}$). The SD voltage starts to decrease after the comparator senses the overvoltage in $t_{\text{d-comp}}$ (about 150 ns). Once the SD voltage reaches the low level logic threshold ($V_{\text{IL}}$) the other two legs can also be switched off (V and W driver outputs low) and as a consequence, this eventually leads the module itself to be completely turned off. It is clearly shown that the overall process takes only 900 ns after the fault detection, thanks to a proper $\tau_A$ sizing which ensures fast and effective protection of the power module.
4.2 Example of an unsuitable configuration

The test configuration has been modified as follows:

- STIPN1M50T-H (SLLIMM-nano 1st series with NTC)
- $V_{\text{Bias}} = 5 \text{ V}$
- $R_{SD} = 2.2 \text{ k}\Omega$
- $C_{SD} = 100 \text{ nF}$

Since the $C_{SD}$ has been changed to 100 nF, the new time constants are now expected to be:

$\tau_A \approx 15 \mu\text{s}$ $\tau_B \approx 210 \mu\text{s}$ @ $T_{\text{case}} = 25 \degree\text{C}$

This means that both $\tau_A$ and $\tau_B$ are now much higher than before, which leads to an improper total disable time for the V and W legs (nothing changes for the U leg). As shown in Figure 13, the V leg (as well as the W leg) is switched off in almost 40 $\mu\text{s}$, which is not recommended since it does not protect the module from short-circuit events.
Figure 13: SD and SSD behavior with an unsuitable configuration
5 Conclusions

Thanks to the shutdown and smart shutdown features, the SLLIMM-nano 1\textsuperscript{st} and 2\textsuperscript{nd} series can be effectively protected from overcurrent and short-circuit events. The protection intervention delay time for the V and W phases are related to the external mono-stable circuit, thus its design must comply with the suggested guidelines discussed in this application note.
6 References
AN4043 - SLLIMM™-nano small low-loss intelligent molded module
AN4840 - SLLIMM™-nano 2\textsuperscript{nd} series small low-loss intelligent molded module
7 Revision history

Table 1: Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>01-Feb-2017</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved