Introduction

The STEVAL-VP26K01B is a 15 V – 1.5 W power supply in buck topology featuring the VIPER265KDTR offline high voltage converter, specifically developed for ultra-wide input range solutions.

The evaluation board has the following characteristics:

- Ultra-wide range: 90–600 V\textsubscript{AC} or 60–870 V\textsubscript{DC}
- Meets IEC55022 Class B conducted EMI even with a reduced EMI filter, thanks to the frequency jittering feature
- RoHS compliant

Some of the main features of the VIPER265KDTR include:

- 1050 V avalanche rugged Power MOSFET
- Embedded HV start-up
- 60 kHz fixed switching frequency with jittering
- Embedded error amplifier internally referenced to 3.3 V
- Current mode PWM controller with drain current limit protection for easy compensation
- Several protection mechanisms:
  - delayed overload protection (OLP)
  - open loop failure protection
  - thermal shutdown with hysteresis

All protections are in auto restart mode

Figure 1. STEVAL-VP26K01B evaluation board top and bottom
1 Features and specifications

Table 1. STEVAL-VP26K01B electrical specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC main input voltage</td>
<td>90</td>
<td>-</td>
<td>600</td>
<td>VAC</td>
</tr>
<tr>
<td>DC main input voltage</td>
<td>60</td>
<td>-</td>
<td>870</td>
<td>VDC</td>
</tr>
<tr>
<td>Main frequency (fL)</td>
<td>47</td>
<td>-</td>
<td>63</td>
<td>Hz</td>
</tr>
<tr>
<td>Output Voltage</td>
<td>13.5</td>
<td>15</td>
<td>16.5</td>
<td>V</td>
</tr>
<tr>
<td>Output Current</td>
<td>-</td>
<td>-</td>
<td>0.1</td>
<td>A</td>
</tr>
<tr>
<td>Rated output power</td>
<td>-</td>
<td>1.5</td>
<td>-</td>
<td>W</td>
</tr>
<tr>
<td>Output ripple voltage</td>
<td>-</td>
<td>-</td>
<td>100</td>
<td>mV</td>
</tr>
<tr>
<td>Ambient operating temp.</td>
<td>-</td>
<td>-</td>
<td>60</td>
<td>ºC</td>
</tr>
</tbody>
</table>

The power supply is set in buck topology. The input section includes resistor R1 for inrush current limiting, two diodes in series (D1 and D2) and an LC filter (C1, L1) for rectification and EMC suppression.

The FB pin is the inverting input of the internal transconductance error amplifier, internally referenced to 3.3 V, which allows the straightforward setting output voltage value through the R5-R6 voltage divider between the output terminal and the FB pin, according to the following equation:

\[ V_{OUT} = 3.3V \cdot \frac{1 + \frac{R_5}{R_6}} \]

(1)

The R4, C4 and C5 compensation network is connected between the COMP pin (which is the output of the error amplifier) and the GND pin.

The bleeder resistor R8 provides about 0.5 mA minimum load in order to avoid overvoltage when the output load is disconnected. This value is a trade-off between output voltage increase and the extra power consumption under no load conditions.
Figure 2. STEVAL-VP26K01B schematic diagram
## 1.2 Bill of materials

### Table 2. Bill of materials

<table>
<thead>
<tr>
<th>Item</th>
<th>Q.ty</th>
<th>Ref.</th>
<th>Part / Value</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Order code</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>C1</td>
<td>100nF, 1000V, ±10%</td>
<td>Ceramic Capacitor X7R, SMD 1812</td>
<td>Kemet</td>
<td>C1812X104KDRACTU</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>C2, C3</td>
<td>15µF, 500V, ±20%</td>
<td>ELCAP, Dia 12.5mm x H 26.5mm Pitch 5mm</td>
<td>Nichicon</td>
<td>UCY2H150MD1TO</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>C4</td>
<td>680nF, 50V, ±10%</td>
<td>Ceramic Capacitor X7R, 0805</td>
<td>Kemet</td>
<td>C0805C684KSRACTU</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>C5</td>
<td>1.5µF, 50V, ±10%</td>
<td>Ceramic Capacitor X7R, 0603</td>
<td>Wurth Elektronik</td>
<td>885012206084</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>C6</td>
<td>10µF, 50V, ±20%</td>
<td>ELCAP, Dia 5mm x H 11mm Pitch 2mm</td>
<td>Rubycon</td>
<td>50YXF10M5X11</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>C7</td>
<td>2.2µF, 50V, ±10%</td>
<td>Ceramic Capacitor X5R, 0805</td>
<td>TDK</td>
<td>C2012X5R1H22S12K125AB</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>C8</td>
<td>150µF, 25V, ±20%</td>
<td>ELCAP, Dia 6.3mm x H 12.5mm Pitch 2.5mm</td>
<td>Rubycon</td>
<td>25ZLH150MEFC6.3X11</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>C9</td>
<td>1µF, 25V, ±10%</td>
<td>Ceramic Capacitor X7R, 0805</td>
<td>Murata</td>
<td>GRM21BR71E105KA99L</td>
</tr>
<tr>
<td>9</td>
<td>2</td>
<td>D1, D2</td>
<td>1000V, 1A</td>
<td>Rectifier Diode, DO-41</td>
<td>Taiwan Semiconductor</td>
<td>1N4007G R0</td>
</tr>
<tr>
<td>10</td>
<td>2</td>
<td>D3, D4</td>
<td>1000V, 1A</td>
<td>High Voltage Ultrafast Rectifier Diode, SMA</td>
<td>ST</td>
<td>STTH110A</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>D5</td>
<td>100V</td>
<td>Schottky Diode, SOD-123</td>
<td>ST</td>
<td>BAT412FILM</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>IC1</td>
<td>1050V</td>
<td>Offline HV Converter, SO16</td>
<td>ST</td>
<td>VIPER265K1D2</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>L1</td>
<td>1mH, ±5%</td>
<td>Radial Inductor, Dia 8mm x H 10mm Pitch 5mm</td>
<td>Wurth Elektronik</td>
<td>7447728102</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>L2</td>
<td>1mH, ±5%</td>
<td>Radial Inductor with 4 Pins, Dia 11mm x H 19mm</td>
<td>Wurth Elektronik</td>
<td>7447231102</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>M1</td>
<td>1000V, 30A</td>
<td>Input Connector, Through Hole 7.6mm pitch</td>
<td>Phoenix Contact</td>
<td>1731721</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>M2</td>
<td>250Vca, 13.5A</td>
<td>Output Connector, Through Hole 5.08mm pitch</td>
<td>TE Connectivity</td>
<td>282837-2</td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>R1</td>
<td>33Ω, 4W, ±5%</td>
<td>Fusible Resistor 20ppm/°C, Through Hole</td>
<td>Stackpole Electronics</td>
<td>SP3AJT33R0</td>
</tr>
<tr>
<td>18</td>
<td>2</td>
<td>R2, R3</td>
<td>1MΩ, 0.66W, ±5%</td>
<td>Stand. Film Resistor 200ppm/°C, 1206</td>
<td>Panasonic</td>
<td>ERJP08J105V</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>R4</td>
<td>15kΩ, 0.1W, ±1%</td>
<td>Stand. Film Resistor 100ppm/°C, 0603</td>
<td>Panasonic</td>
<td>ERJU03F1502V</td>
</tr>
</tbody>
</table>
### 1.3 Output voltage characteristics

Figure 3. Output voltage load regulation at minimum and maximum DC input voltage
2 Typical waveforms

The GND voltage and output inductor current waveforms in full load condition are shown in the following images for minimum and maximum AC input voltages.

**Figure 4. GND voltage and output inductor current at full load at 90V\text{AC}**

**Figure 5. GND voltage and output inductor current at full load at 600V\text{AC}**

The GND voltage and output inductor current waveforms in full load condition are shown in the following images for the two nominal input voltages.

**Figure 6. GND voltage and output inductor current at full load at 115V\text{AC}**

**Figure 7. GND voltage and output inductor current at full load at 230V\text{AC}**
The output voltage ripple at the switching frequency is shown in the following images for full load at nominal voltages.

![Figure 8. Output voltage ripple at full load at 115VAC](image1)

![Figure 9. Output voltage ripple at full load at 230VAC](image2)

The output voltage ripple at the switching frequency is shown in the following images for no load at nominal voltages.

![Figure 10. Output voltage ripple at no load at 115VAC](image3)

![Figure 11. Output voltage ripple at no load at 230VAC](image4)

### 2.1 Dynamic step load regulation

In any power supply, it is important to measure the output voltage when the converter is subjected to dynamic load variations in order to ensure appropriate stability free of overvoltage and undervoltage events. The test is performed by varying the output load from 0 to 0.1 A (100% of nominal value) for both nominal input voltages. In the tested conditions, no abnormal oscillations were observed on the output, and over- and under-shoot were well within acceptable values.
Figure 12. Dynamic step load (I_{OUT} from 0 to 0.1A) at 115V_{AC}

Figure 13. Dynamic step load (I_{OUT} from 0 to 0.1A) at 230V_{AC}
Startup

When the converter starts, the output capacitor is discharged and needs time to reach the steady state condition. During this time, the power demand from the control loop is at its maximum, leading to a deep continuous operating mode of the converter.

Another consideration is that when the MOSFET is switched on, it cannot be switched off before the minimum on time ($T_{ON\_MIN}$) has elapsed. Because of the deep continuous working mode of the converter, an excessive drain current during $T_{ON\_MIN}$ can stress the component of the converter, the device itself, and the output inductor. Output inductor saturation may also occur under these conditions.

To avoid these negative effects, the VIPER265KDTR implements an internal soft-start feature. As the device starts to work, the drain current is allowed to increase from zero to the maximum value gradually, regardless of the control loop request.

The soft-start time $t_{SS}$ is internally set at 8.5 ms (typical value). The R7 resistor further limits the current through the output inductor (L2) to avoid saturation during startup phase.
The following figures show the soft-start phase of the present converter at maximum load, for nominal input voltages (115V<sub>AC</sub> and 230V<sub>AC</sub>) and maximum input voltage (600V<sub>AC</sub>).

Figure 14. Startup at 115V<sub>AC</sub>, full load

Figure 15. Startup at 115V<sub>AC</sub>, full load - zoom

Figure 16. Startup at 230V<sub>AC</sub>, full load

Figure 17. Startup at 230V<sub>AC</sub>, full load - zoom
Figure 18. Startup at 600V_{AC}, full load

Figure 19. Startup at 600V_{AC}, full load - zoom
4 Protection features

4.1 Overload and short circuit protection

When the load power demand increases, the feedback loop reacts by increasing the voltage on the COMP pin. In this way, the PWM current set point increases and the power delivered to the output rises. This process ends when the delivered power equals the load power request.

In case of overload or output short circuit, the drain current value reaches the $I_{DLIM}$. For every cycle that this condition is met, an internal OCP counter is incremented and the protection is tripped if the overload condition persists for time $t_{OVL}$ (50 ms typical). The power section is turned off and the converter is disabled for time $t_{REST}$ (1s typical). After this time has elapsed, the IC resumes switching and the protection continues to be triggered indefinitely if the fault condition remains. This ensures a low converter restart attempt rate, providing safe operation with extremely low power throughput and avoiding IC overheating in case of repeated overload events.

Furthermore, the internal soft start function is invoked at startup after protection tripping.
After the fault is removed, the IC resumes working normally. If the fault is removed before the protection is triggered during $t_{SS}$ or $t_{OVL}$, the counter is decremented on a cycle-by-cycle basis down to zero and the protection is not tripped. If the short circuit is removed during $t_{RESTART}$, the IC waits until $t_{RESTART}$ has elapsed before resuming switching.

### 4.2 Feedback loop failure protection

As the loop fails (R5 open or R6 shorted), the output voltage increases and the VIPER265KDTR runs at its maximum current limitation. The voltage on $V_{DD}$ pin also increases as it is linked to the $V_{OUT}$ voltage through diode D5.

If voltage $V_{DD}$ increases up to the internal $V_{DD}$ clamp threshold (23.5 V minimum) with a clamp current injected on the pin greater than the latch threshold $I_{DDol}$ (4 mA minimum), and the VIPER265KDTR operates at its drain current limitation, a fault signal is internally generated and the device stops switching even if $t_{OVL}$ hasn't elapsed yet.

The failure of the loop is simulated by opening the high-side resistor of the output voltage divider (R5). The same behavior can be induced by shorting the low-side resistor (R6).
5 Conducted noise measurements

The VIPER265KDTR frequency jittering feature allows the spectrum to be spread over frequency bands rather than being concentrated on single frequency value. Especially when measuring conducted emission with the average detection method, the level reduction can be several dBµV.

A pre-compliance test for the EN55022 (Class B) European normative was performed and average measurements of the conducted noise emissions at full load and nominal mains voltages are shown in the following figures.

![Figure 26. CE average measurement at 115V<sub>AC</sub> full load](image1)

![Figure 27. CE average measurement at 230V<sub>AC</sub> full load](image2)
A thermal analysis of the board has been performed using an IR camera for the two nominal input voltages (115V\textsubscript{AC} and 230V\textsubscript{AC}) and at minimum and maximum AC input voltage, in full load condition. The results are shown below.

![Thermal map at 90V\textsubscript{AC}](image1)

![Thermal map at 115V\textsubscript{AC}](image2)

![Thermal map at 230V\textsubscript{AC}](image3)

![Thermal map at 600V\textsubscript{AC}](image4)

### Table 3. Temperature at points A and B at different loads

<table>
<thead>
<tr>
<th>Reference</th>
<th>Point</th>
<th>Temperature (°C)</th>
<th>90V\textsubscript{AC}</th>
<th>115V\textsubscript{AC}</th>
<th>230V\textsubscript{AC}</th>
<th>600V\textsubscript{AC}</th>
</tr>
</thead>
<tbody>
<tr>
<td>VIPER265KDTR</td>
<td>A</td>
<td>41.9</td>
<td>41.9</td>
<td>50.2</td>
<td>74.6</td>
<td></td>
</tr>
<tr>
<td>Buck diode</td>
<td>B</td>
<td>52.4</td>
<td>52.2</td>
<td>56.8</td>
<td>73.4</td>
<td></td>
</tr>
</tbody>
</table>
Conclusions

An ultra-wide input range buck converter has been described and characterized, with the bench results showing good performance in terms of line and load regulation. The STEVAL-VP28K01B reference design meets the EN55022 – Class B EMI regulation standard using a simple and low-cost LC input filter.
A.1 CCM buck converter transfer function

The control-to-output transfer function of the buck converter in CCM, $G_{VC}(s)$, is given by:

$$G_{VC}(s) = H_0 \cdot \frac{\frac{s}{\omega Z_1}}{1 + \frac{s}{\omega P_1} \cdot G_{HF}(s)} \quad (2)$$

Gain, poles and zero are defined below:

$$H_0 = \frac{R_0 \cdot H_{COMP}}{1 + \frac{R_0 \cdot T_S}{L} \cdot (0.5 - D)} \quad (3)$$

$$\omega Z_1 = \frac{1}{R_C \cdot C_0} \quad (4)$$

$$\omega P_1 = \frac{1}{R_0 \cdot C_0} + \frac{T_S}{L \cdot C_0} \cdot (0.5 - D) \quad (5)$$

$$G_{HF}(s) = \frac{1}{1 + \frac{s}{Q_0 \cdot \omega_0} + \frac{s^2}{\omega_0^2}} \quad (6)$$

$$\omega_0 = \frac{\pi}{T_S} \quad (7)$$

$$Q_0 = \frac{1}{\pi \cdot (0.5 - D)} \quad (8)$$

The term $G_{HF}(s)$ defines the high frequency characteristic, which is represented by a double pole located at half the switching frequency and is described by a second order system equation. It can also model the effect of the instability for the CCM buck with duty-cycle higher than 50%.

When the crossover frequency of the loop gain is low, $G_{HF}(s)$ is usually negligible.

A.2 Compensation design

To compensate the CCM buck, we use a type-2 compensator with the integrator effect to provide the high DC gain to minimize static error, and a pole-zero pair to boost the phase according the phase margin target.

The compensator is determined using a manual pole-zero placement technique where the zero is placed in the vicinity of the power stage dominant pole to cancel its effect, and the pole position is adjusted to achieve the required phase margin.

Follow the procedure below to design the compensation with a type 2 compensator:

Step 1. Select the crossover frequency $f_C$ and the phase margin $\Phi_m$.

Step 2. Evaluate the gain and phase of the plant at crossover frequency.

$$G_{VC}(f_C) = |G_{VC} \cdot (2 \cdot \pi \cdot f_C)| \quad (9)$$

$$\Phi_{VC}(f_C) = \arg[G_{VC} \cdot (2 \cdot \pi \cdot f_C)] \quad (10)$$

Step 3. The compensated open-loop gain must attain the unit gain at $f_C$ with the required phase margin, so the compensator must be designed in order to have following gain and phase (at $f_C$):

$$G_{C}(f_C) = \left| G_C \cdot (2 \cdot \pi \cdot f_C) \right| = \frac{1}{G_{VC}(f_C)} \quad (11)$$

$$\Phi_C(f_C) = \arg[G_C \cdot (2 \cdot \pi \cdot f_C)] = 90 - 180 + \Phi_m - \Phi_{VC}(f_C) \quad (12)$$

Step 4. Cancel the pole of the plant, $f_P(p)$, by placing the zero of the compensator $f_Z(C)$ in the region $\alpha = 1$ to 5

$$f_Z(C) = \frac{\omega Z(C)}{2 \cdot \pi} = \alpha \cdot f_P(p) \quad (13)$$
Step 5. Place the pole of the compensator to boost the phase and to obtain the desired phase margin

\[ f_p(C) = \frac{f_C}{\tan^{-1}\left( \frac{f_C}{f_{Z(C)}} \right) - \Phi_C(\omega_C)} \]  

Step 6. Calculate the gain \( G_{C0} \)

\[ G_{C0} = G_C(\omega_C) \frac{1 + \left( \frac{f_C}{f_{P(C)}} \right)^2}{\sqrt{1 + \left( \frac{f_C}{f_{Z(C)}} \right)^2}} \]

The design of \( G_C(s) \) is complete.

A.3 Summary of the compensator

The following figure shows the schematic of the Type 2 amplifier used in the VIPER265KDTR.

The design of \( G_C(s) \) is complete.

The transfer function of this compensator can be expressed as the following:

\[ G_C(s) = \frac{R_6 \cdot g_m}{(R_5 + R_6) \cdot (C_5 + C_4) \cdot \frac{1 + s \cdot R_4 \cdot C_4}{1 + s \cdot R_4 \cdot \left( \frac{C_4 \cdot C_5}{C_4 + C_5} \right)}} \]

The first component to be chosen is resistor \( R_5 \), which must be high enough to render the current offset entering in the inverting pin negligible, but low enough to ensure that other compensation components do not have to be too large. Resistor \( R_6 \) is fixed to set the DC operating point of the loop. Of course, both \( R_5 \) and \( R_6 \) play a role in determining the gain of the compensator.

Step 1. Set the values for \( R_5 \) and \( R_6 \).

\[ R_5 = 100 \text{ kΩ} \]  
\[ R_6 = 27 \text{ kΩ} \]

Step 2. Calculate the value for \( C_5 \)

\[ C_5 = \frac{f_{Z1}}{f_{P1}} \frac{R_6 \cdot g_m}{G_{C0} \cdot (R_5 + R_6)} \approx 1.9 \text{ nF} \]

The selected value for \( C_5 \) is:

\[ C_5 = 1.5 \text{ nF} \]
Step 3. Calculate \( C_4 \)

\[
C_4 = \frac{R_6 \cdot g_m}{g_{C0} \cdot (R_5 + R_6)} - C_5 \approx 992 \text{ nF}
\]  

(21)

The selected value for \( C_4 \) is:

\[
C_4 = 680 \text{ nF}
\]  

(22)

Step 4. Calculate \( R_4 \)

\[
R_4 = \frac{1}{2 \cdot \pi \cdot f_{Z1} \cdot C_4} \approx 18 \text{ k\Omega}
\]  

(23)

The selected value for \( R_4 \) is:

\[
R_4 = 15 \text{ k\Omega}
\]  

(24)

The resulting crossover frequency \( f_C \) and the phase margin \( \Phi_m \) are:

\[
f_C \approx 2.4 \text{ kHz}
\]  

(25)

\[
\Phi_m \approx 74
\]  

(26)
Appendix B  Layout guidelines and design recommendations

An appropriate PCB layout is essential for the correct operation of any switch-mode converter. It ensures the delivery of clean signals to the IC and higher immunity to external and switching noise, as well as reducing radiated and conducted electromagnetic interference, all of which help a given solution satisfy EMC requirements. Below are some general concepts to keep in mind when designing SMPS circuit layouts.

Separate signal and power tracks:
- Traces carrying signal currents should generally be run at a distance from other tracks carrying pulsed currents or with rapidly changing voltages.
- Signal ground traces should be connected to the IC signal ground, GND, using a single “star point”, placed close to the IC.
- Power ground traces should be connected to the IC power ground, GND.
- The compensation network should be connected to the COMP, maintaining the trace to GND as short as possible.
- In two-layer PCBs, it is a good practice to route signal traces on one PCB side and power traces on the other side.

Filter sensitive pins and crucial points on the circuit:
- A small high-frequency bypass capacitor to GND might be useful to get a clean bias voltage for the signal part of the IC and protect the IC itself during EFT/ESD tests.
- A low ESL ceramic capacitor (a few hundred pF up to 0.1 µF) should be connected across VCC and GND, placed as close as possible to the IC.
- With flyback topologies, when the auxiliary winding is used, it is suggested to connect the VCC capacitor on the auxiliary return and then to the main GND using a single track.

Keep power loops as confined as possible:
- Minimize the area circumscribed by current loops where highly pulsed currents flow in order to reduce its parasitic self-inductance and the radiated electromagnetic field; this will greatly reduce the electromagnetic interferences produced by the power supply during the switching.
- In a flyback converter the most critical loops are:
  - The one with the input bulk capacitor, the power switch and the power transformer
  - the one with the snubber.
  - the one with the secondary winding, the output rectifier and the output capacitor.
- In a buck converter the most critical loop is:
  - The one with the input bulk capacitor, the power switch, the power inductor, the output capacitor and the free-wheeling diode.

Reduce line lengths as any wire will act as an antenna:
- With the very short rise times exhibited by EFT pulses, any antenna has the capability of receiving high voltage spikes. Shorter lines reduce the level of radiated energy received and lower the spikes resulting from electrostatic discharges. This will also keep both resistive and inductive effects to a minimum.
- All traces carrying high currents, especially if pulsed (tracks of the power loops), should be as short and wide as possible.

Optimize track routing:
- as levels of pickup from static discharges are likely to be greater closer to the extremities of the board, it is wise to keep any sensitive lines away from these areas.
- Input and output lines will often need to reach the PCB edge at some stage, but they can be routed away from the edge as soon as possible where applicable.
- Since vias are considered inductive elements, they should be kept to a minimum in signal paths and avoided in power paths.

Improve thermal dissipation:
- An adequate copper area must be provided under the DRAIN pins to dissipate heat
- It is not recommended to place large copper areas on the GND.
Finally, in order to improve immunity against fast transient and capacitive noise injection, since pin number 4 is mechanically connected to the controller die pad of the frame, it is highly recommended to connect it to GND.

Figure 33. Recommended routing for buck converter
## Revision history

**Table 4. Document revision history**

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>05-Sep-2019</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>20-Sep-2019</td>
<td>2</td>
<td>Minor text edits.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Updated Eq. (12)</td>
</tr>
</tbody>
</table>
List of figures

Figure 1. STEVAL-VP26K01B evaluation board top and bottom ......................................... 1
Figure 2. STEVAL-VP26K01B schematic diagram ..................................................3
Figure 3. Output voltage load regulation at minimum and maximum DC input voltage ..................................................5
Figure 4. GND voltage and output inductor current at full load at 90V_A.C. ............................... 6
Figure 5. GND voltage and output inductor current at full load at 600V_A.C. ............................... 6
Figure 6. GND voltage and output inductor current at full load at 115V_A.C. ............................... 6
Figure 7. GND voltage and output inductor current at full load at 230V_A.C. ............................... 6
Figure 8. Output voltage ripple at full load at 115V_A.C. ................................................. 7
Figure 9. Output voltage ripple at full load at 230V_A.C. ................................................ 7
Figure 10. Output voltage ripple at no load at 115V_A.C. ................................................ 7
Figure 11. Output voltage ripple at no load at 230V_A.C. ................................................ 7
Figure 12. Dynamic step load (I_OUT from 0 to 0.1A) at 115V_A.C. ........................................... 8
Figure 13. Dynamic step load (I_OUT from 0 to 0.1A) at 230V_A.C. ........................................... 8
Figure 14. Startup at 115V_A.C., full load .......................................................... 10
Figure 15. Startup at 115V_A.C., full load - zoom ..................................................... 10
Figure 16. Startup at 230V_A.C., full load .......................................................... 10
Figure 17. Startup at 230V_A.C., full load - zoom ..................................................... 10
Figure 18. Startup at 600V_A.C., full load ............................................................. 11
Figure 19. Startup at 600V_A.C., full load - zoom ..................................................... 11
Figure 20. Overload event, OLP tripping .......................................................... 12
Figure 21. Overload event, continuous overload .......................................................... 12
Figure 22. Overload event, t_SS and t_OVL ............................................................ 13
Figure 23. Overload event, fault removed and autorestart ................................................ .. 13
Figure 24. Feedback loop failure protection - tripping ................................................ .. 13
Figure 25. Feedback loop failure protection – steady-state ................................................ .. 13
Figure 26. CE average measurement at 115V_A.C. full load ................................................ .. 14
Figure 27. CE average measurement at 230V_A.C full load ................................................ .. 14
Figure 28. Thermal map at 90V_A.C. ............................................................. 15
Figure 29. Thermal map at 115V_A.C. ............................................................. 15
Figure 30. Thermal map at 230V_A.C. ............................................................. 15
Figure 31. Thermal map at 600V_A.C. ............................................................. 15
Figure 32. Type 2 compensator with OTA ........................................................ 18
Figure 33. Recommended routing for buck converter ................................................... 21
List of tables

Table 1. STEVAL-VP26K01B electrical specifications .................................................. 2
Table 2. Bill of materials ..................................................................... 4
Table 3. Temperature at points A and B at different loads ............................................. 15
Table 4. Document revision history ............................................................. 22