Introduction

This document provides recommendation about the timing constraints to be fulfilled in order to allow a smooth direction switching when operating L9945 in H-Bridge configuration.
1 DIR switching recommendations

This section contains the description of L9945 H-Bridge controller and its behavior in response to DIR and NPWM input variations. Detailed recommendations about the timing relations between the two signals will be provided, along with recommendations to follow in order to ensure the best switching performances.
1.1 Output behavior following DIR & NPWM transitions

**Figure 1. H-Bridge schematic**

![H-Bridge schematic diagram]

**Table 1. Output response in case of DIR transition**

<table>
<thead>
<tr>
<th>DIR transition</th>
<th>Q1/Q5</th>
<th>Q2/Q6</th>
<th>Q3/Q7</th>
<th>Q4/Q8</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 → 1</td>
<td>Turns ON after HBx_dead_time, if NPWM was &quot;0&quot; before DIR switch and did not toggle during dead time</td>
<td>Turns OFF immediately</td>
<td>Turns OFF immediately</td>
<td>Turns ON after HBx_dead_time</td>
</tr>
<tr>
<td>1 → 0</td>
<td>Turns OFF immediately</td>
<td>Turns ON after HBx_dead_time, if NPWM was &quot;0&quot; before DIR switch and did not toggle during dead time</td>
<td>Turns ON after HBx_dead_time</td>
<td>Turns OFF immediately</td>
</tr>
</tbody>
</table>
Note: NPWM should be stable before applying the DIR transition, and it should not be switched during the dead-time due to DIR switch. Otherwise, once dead-time for DIR switch event has expired, the dead-time for NPWM transition will start, resulting in twice the dead-time applied.

The dead timers also operate during NPWM switching activity. Transitions are described in the following table.

**Table 2. Output response in case of NPWM transition**

<table>
<thead>
<tr>
<th>NPWM transition</th>
<th>DIR = 1</th>
<th>DIR = 0</th>
<th>DIR = 1</th>
<th>DIR = 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>HBx_AFW = 0</td>
<td>HBx_AFW = 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HBx_AFW = 0</td>
<td>HBx_AFW = 1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0 → 1</td>
<td>Turns OFF after HBx_dead_time if NPWM is still &quot;1&quot;</td>
<td>Turns OFF immediately</td>
<td>Kept OFF</td>
<td>Turns ON after 2*HBx_dead_time if NPWM is still &quot;1&quot;</td>
</tr>
<tr>
<td>1 → 0</td>
<td>Turns OFF immediately. Then, it turns ON after HBx_dead_time if NPWM is still &quot;0&quot;</td>
<td>Turns ON after HBx_dead_time if NPWM is still &quot;0&quot;</td>
<td>Kept OFF</td>
<td>Turns OFF immediately</td>
</tr>
</tbody>
</table>

**Note:** in case NPWM is switched with a very high frequency, which is incompatible with HBx_dead_time, the HS will be kept OFF. This happens because every time NPWM toggles 1 → 0, the HS output is reset to its default value of "0". However, this condition should be avoided by choosing switching frequency and duty-cycle in order to allow dead-time to expire after both transitions.
1.2 DIR switching (normal behavior)

Figure 2. DIR switching: normal behavior
Figure 3. Current paths during H-Bridge direction switching in normal operation

1 - Active freewheeling on Q4.
2 - DT upon NPWM transition: passive freewheeling on Q4, then Q2 ON.
3 - DIR switching. Q2 and Q3 immediately OFF. Q1 and Q4 ON after DT.
1.3 DT management according DIR pin

DT is implemented through a timer having both start and reset control input

- DT START pulse is generated when either NPWM or DIR toggles
  - It causes the DT timer to start counting
- DT RESET pulse is generated when either NPWM or DIR toggles, and the counter is still running
  - It causes the DT timer value to be reset to the default value, thus overriding any ongoing DT
- DT EXPIRED pulse is generated when counter reaches the programmed DT threshold
  - It causes the safe turn ON of the involved FET, avoiding cross-conduction

In case both DT RESET and DT EXPIRED pulses occur simultaneously, the latter has higher priority and a DT EXPIRED condition is considered as valid

- Up to 5 clock periods might be necessary to generate either of the two pulses, accounting for synchronization delays
1.4 DIR switching (cross-conduction)

Figure 4. DIR switching: cross conduction
Figure 5. Current paths during H-Bridge direction switching in cross-conduction

1 - Active freewheeling on Q4.
2 - DT upon NPWM transition:
   passive freewheeling on Q4, then Q2 ON.
3 - DIR switching. Q2 and Q3 immediatly OFF.
The DT EXPIRE pulse is aligned to the DT RESET event.
This causes the immediate turn ON of Q1,
skipping the additional DT.
1.5 Recommended DIR operation in respect to NPWM

To avoid inadvertent cross-conduction due to the overlapping of DT EXPIRE and DT RESET pulses, it is recommended to avoid switching the DIR input within the GREY ZONE.

The recommended GREY ZONE window is:

\[ t_{\text{GREY}} = t_{\text{NPWM SWITCH}} + HB_{x, \text{dead time}} \pm \frac{5}{f_{\text{MAIN CLK1}}} \]  

(1)

Where:
- \( t_{\text{NPWM SWITCH}} \) is the time instant where NPWM signal is toggled;
- \( HB_{x, \text{dead time}} \) is the DT configured via SPI;
- \( f_{\text{MAIN CLK1}} \) is the main oscillator frequency (10 MHz typ).

To add design robustness, 600 ns grey zone semi-amplitude is recommended.
Revison history

Table 3. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>14-Oct-2019</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>

Initial release.
## Contents

1  **DIR switching recommendations** ................................................................. 2  
   1.1  Output behavior following DIR & NPWM transitions ................................. 2  
   1.2  DIR switching (normal behavior) .............................................................. 4  
   1.3  DT management according DIR pin ........................................................... 7  
   1.4  DIR switching (cross-conduction) ............................................................ 8  
   1.5  Recommended DIR operation in respect to NPWM .................................... 9  

**Revision history** ................................................................................. 11