


STM32Cube MCU Package examples for STM32WL Series

Introduction

The **STM32CubeWL** MCU Package is delivered with a rich set of examples running on STMicroelectronics boards. The examples are organized by boards and are provided with preconfigured projects for the main supported toolchains.

Figure 1. STM32CubeWL firmware components



(1) The set of middleware components depends on the product Series.



1 Reference documents

The reference documents are available at <http://www.st.com/stm32cubefw>:

- Latest release of STM32CubeWL firmware package
- *Getting started with STM32CubeWL for STM32WL Series* (UM2643)
- *Description of STM32WL HAL drivers* (UM2642)
- *Developing applications on STM32Cube with FatFs* (UM1721)
- *Developing applications on STM32Cube with RTOS* (UM1722)
- *How to build a Sigfox™ application with STM32CubeWL* (AN5480)
- *How to build a LoRa® application with STM32CubeWL* (AN5406)
- *Getting started with the SBSFU of STM32CubeWL* (UM2767)
- *Getting started with STM32WL dual core using IAR Systems® and Keil®* (AN5556)

The microcontrollers of the STM32WL Series are based on Arm® Cortex® cores.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.



2 STM32CubeWL examples

The examples are classified depending on the STM32Cube level they apply to. They are named as follows:

- **Examples:** these examples use only the HAL and BSP drivers (middleware components not used). Their objective is to demonstrate the product or peripheral features and usage. They are organized per peripheral (one folder per peripheral, for example, TIM). Their complexity level ranges from the basic usage of a given peripheral (such as PWM generation using a timer) to the integration of several peripherals (such as how to use DAC for the signal generation with synchronization from TIM6 and DMA). The usage of the board resources is reduced to a strict minimum.
- **Examples_LL:** these examples use only the LL drivers (HAL and middleware components not used). They offer an optimum implementation of typical use cases of the peripheral features and configuration procedures. The examples are organized per peripheral (a folder for each peripheral, such as TIM).
- **Examples_MIX:** these examples use both HAL and LL drivers. They offer an optimum implementation of typical use cases of the peripheral features and configuration procedures. The examples are organized per peripheral (a folder for each peripheral, such as DMA).
- **Applications:** the applications demonstrate the product performance and how to use the available middleware stacks. They are organized by middleware (a folder per middleware, for example, LoRaWAN®). The integration of applications that use several middleware stacks is also supported.
- **Demonstrations:** the demonstrations aim at integrating and running the maximum number of peripherals and middleware stacks to showcase the product features and performance.
- **HAL template projects:** the HAL template projects are provided to allow the user to quickly build a firmware application on a given board. They are provided both for single- and dual-core STM32WL microcontrollers.
- **LL template projects:** the LL template projects are provided to allow the user to quickly build a firmware application on a given board. They are provided both for single- and dual-core STM32WL microcontrollers.

The examples are located under `STM32Cube_FW_WL_VX.Y.Z\Projects\`.

All the examples provided for single-core STM32WLEx microcontrollers have the same structure:

- `Inc` folder, which contains all header files.
- `Src` folder, which contains the source code.
- `EWARM`, `MDK-ARM`, and `STM32CubeIDE` folders, which contain the preconfigured project for each toolchain.
- `readme.txt` file, which describes the example behavior and the environment required to run the example.

All the examples provided for dual-core STM32WL5x microcontrollers have the same structure:

- `CM0PLUS\Inc` and `CM4\Inc` folders, which contain all header files for Arm® Cortex®-M0+ and Arm® Cortex®-M4, respectively.
- `CM0PLUS\Src` and `CM4\Src` folders, which contain the sources code for Arm® Cortex®-M0+ and Arm® Cortex®-M4, respectively.
- `A Common\ folder`, which contains the common files for Arm® Cortex®-M0+ and Arm® Cortex®-M4.
- `EWARM`, `MDK-ARM`, `STM32CubeIDE`, and `STM32CubeIDE` folders, which contain the preconfigured project for each toolchain.
- `readme.txt` file, which describes the example behavior and the environment required to run the example.

To run the example, proceed as follows:

1. Open the example using the preferred toolchain.
2. Rebuild all files and load the image into the target memory.
3. Run the example by following the `readme.txt` instructions.

Note: Refer to the “Development toolchains and compilers” and “Supported devices and evaluation boards” sections of the firmware package release notes to know more about the software/hardware environment used for the MCU Package development and validation. The correct operation of the provided examples is not guaranteed in other environments, for example when using different compilers and board versions.

The examples can be tailored to run on any compatible hardware: simply update the BSP drivers for your board, provided it has the same hardware functions (such as LED, LCD, and push-buttons). The BSP is based on a modular architecture that can be easily ported to any hardware by implementing low-level routines.

Table 1 contains the list of examples provided with the STM32CubeWL MCU Package.

Note:

STM32CubeMX-generated examples are highlighted with the  STM32CubeMX icon.
Reference materials are available on www.st.com/stm32cubefw.

Table 1. STM32CubeWL firmware examples

Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Templates	-	DualCore	This project provides a reference template that can be used to build any dual-core (Arm® Cortex®-M4 /-M0) firmware application.	-	MX	New
		SingleCore	This project provides a reference template that can be used to build any single-core (Arm® Cortex®-M4) firmware application.	-	MX	New
	Total number of templates: 4			0	2	2
Templates_LL	-	DualCore	This project provides a reference template through the LL API that can be used to build any dual-core (Arm® Cortex®-M4 / M0) firmware application.	-	MX	New
		SingleCore	This project provides a reference template through the LL API that can be used to build any single-core (Arm® Cortex®-M4) firmware application.	-	MX	New
	Total number of templates_ll: 4			0	2	2
Examples	ADC	ADC_AnalogWatchdog	This example describes how to use the ADC peripheral to perform conversions with an analog watchdog and out-of-window interrupts enabled.	-	MX	-
		ADC_MultiChannelSingleConversion	This example describes how to use the ADC to convert several channels using the sequencer in Discontinuous mode. Converted data are indefinitely transferred by DMA into an array (Circular mode).	-	MX	-
		ADC_Oversampling	This example describes how to use the ADC to convert a single channel using the oversampling feature to increase resolution.	-	MX	-
		ADC_SingleConversion_TriggerSW_IT	This example describes how to use the ADC to convert a single channel at each software start. The conversion is performed using the interrupt programming model. The ADC is configured to convert a single channel in Single conversion mode, started by a software trigger.	-	MX	-
		ADC_SingleConversion_TriggerTimer_DMA	This example describes how to use the ADC to convert a single channel at each trigger from a timer. The converted data are indefinitely transferred by DMA into an array (Circular mode).	-	MX	-
	BSP	BSP_Example	How to use the different BSP drivers of external devices mounted on: B-WL5M-SUBG1 board.	-	-	New
	COMP	COMP_CompareGpioVsVrefInt_IT	This example describes how to configure the COMP peripheral to compare the external voltage applied on a specific pin with the internal voltage reference.	-	MX	-
		COMP_CompareGpioVsVrefInt_Window_IT	This example describes how to use a pair of comparator peripherals to compare a voltage level applied on a GPIO pin to two thresholds: the internal voltage reference (V _{REFINT}) and a fraction of the internal voltage reference (V _{REFINT} /2), in Interrupt mode.	-	MX	-
	CORTEX	CORTEXM_MPU	This example presents the MPU feature. It configures a memory area as privileged read-only, and attempts to perform read and write operations in different modes.	-	MX	-
		CORTEXM_ModePrivilege	This example shows how to modify the Thread mode privilege access and stack. Thread mode is entered on reset or when returning from an exception.	-	MX	-

Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples	CORTEX	CORTEXM_ProcessStack	This example describes how to modify the Thread mode stack. Thread mode is entered on reset and can be entered as a result of an exception return.	-	MX	-
		CORTEXM_SysTick	This example describes how to use the default SysTick configuration with a 1 ms timebase to toggle LEDs.	-	MX	-
	CRC	CRC_Bytes_Stream_7bit_CRC	This example describes how to configure the CRC using the HAL API. The CRC (cyclic redundancy check) calculation unit computes 7-bit CRC codes derived from buffers of 8-bit data (bytes). The user-defined generating polynomial is manually set to 0x65, that is, $X^7 + X^6 + X^5 + X^2 + 1$, as used in the Train Communication Network, IEC 60870-5[17].	-	MX	-
		CRC_Data_Reversing_16bit_CRC	This example describes how to configure the CRC using the HAL API. The CRC (cyclic redundancy check) calculation unit computes a 16-bit CRC code derived from a buffer of 32-bit data (words). Input and output data reversal features are enabled. The user-defined generating polynomial is manually set to 0x1021, that is, $X^{16} + X^{12} + X^5 + 1$ which is the CRC-CCITT generating polynomial.	-	MX	-
		CRC_Example	This example describes how to configure the CRC using the HAL API. The CRC (cyclic redundancy check) calculation unit computes the CRC code of a given buffer of 32-bit data words, using a fixed generator polynomial (0x4C11DB7).	-	MX	-
		CRC_UserDefinedPolynomial	This example describes how to configure the CRC using the HAL API. The CRC (cyclic redundancy check) calculation unit computes the 8-bit CRC code for a given buffer of 32-bit data words, based on a user-defined generating polynomial.	-	MX	-
	CRYP	CRYP_AESModes	This example describes how to use the CRYP to encrypt and decrypt data using AES in Chaining modes (ECB, CBC, CTR).	-	MX	-
		CRYP_DMA	This example describes how to use the AES to encrypt and decrypt data using AES 128 algorithm with ECB chaining and DMA modes.	-	MX	-
	DAC	DAC_SignalsGeneration	This example describes how to use the DAC peripheral to generate several signals using the DMA controller and the DAC internal wave generator.	-	MX	-
		DAC_SimpleConversion	This example describes how to use the DAC peripheral to perform a simple conversion.	-	MX	-
	DMA	DMA_FLASHtoRAM	This example describes how to use a DMA to transfer a word data buffer from Flash memory to embedded SRAM through the HAL API.	-	MX	-
		DMA_MUXSYNC	This example describes how to use the DMA with the DMAMUX to synchronize a transfer with the LPTIM1 output signal. USART1 is used in DMA synchronized mode to send a countdown from 10 to 00, with a period of 2 seconds.	-	MX	-
		DMA_MUX_RequestGen	This example describes how to use the DMA with the DMAMUX request generator to generate DMA transfer requests upon an external line 0 rising edge signal.	-	MX	-
		DMA_SecureTransfer_DualCore	This example describes how to configure the DMA to perform a data transfer from a secured area to a non-secured area.	-	MX	-
	FLASH	FLASH_EraseProgram	This example describes how to configure and use the FLASH HAL API to erase and program the internal Flash memory.	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples	FLASH	FLASH_FastProgram	This example describes how to configure and use the FLASH HAL API to erase and fast program the internal Flash memory.	-	MX	-
		FLASH_WriteProtection	This example describes how to configure and use the FLASH HAL API to enable and disable the write protection of the internal Flash memory.	-	MX	-
	GPIO	GPIO_EXTI	This example describes how to configure external interrupt lines.	-	MX	-
		GPIO_IOToggle	This example describes how to configure and use GPIOs through the HAL API.	-	MX	-
	GTZC	GTZC_GlobalSecurityConfiguration_DualCore	This example describes how to configure Flash option bytes and GTZC to fully secure all resources from unsecured accesses.	-	X	-
		GTZC_MemoryWatermarkProtection_DualCore	This example describes how to protect a secure memory area from unprivileged accesses and set up illegal access notifications.	-	MX	-
		GTZC_PeripheralProtection_DualCore	This example describes how to secure peripheral IP access and set up illegal access notifications.	-	MX	-
	HAL	HAL_TimeBase	This example describes how to customize the HAL using a general-purpose timer the main timebase source, instead of the SysTick.	-	MX	-
		HAL_TimeBase_RTC_ALARM	This example describes how to customize the HAL using the RTC alarm as the main timebase source, instead of the SysTick.	-	MX	-
		HAL_TimeBase_RTC_WKUP	This example describes how to customize the HAL using RTC wake-up as the main timebase source, instead of the SysTick.	-	MX	-
		HAL_TimeBase_TIM	This example describes how to customize the HAL using a general-purpose timer as the main timebase source instead of the SysTick.	-	MX	-
	HSEM	HSEM_ProcessSync	This example describes how to use a hardware semaphore to synchronize two processes.	-	MX	-
		HSEM_ReadLock	This example describes how to enable, take then release a semaphore using two different processes.	-	MX	-
		HSEM_Sync_DualCore	This example describes how to synchronize two CPUs using HSEM peripherals to safely access a shared resource.	-	MX	-
	I2C	I2C_TwoBoards_ComDMA	This example describes how to handle I ² C data buffer transmission/reception between two boards, via DMA.	-	MX	-
		I2C_TwoBoards_ComIT	This example describes how to handle I ² C data buffer transmission/reception between two boards, using an interrupt.	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples	I2C	I2C_TwoBoards_ComPolling	This example describes how to handle I ² C data buffer transmission/reception between two boards, in the Polling mode.	-	MX	-
		I2C_TwoBoards_RestartAdvComIT	This example describes how to perform multiple I ² C data buffer transmissions/receptions between two boards, in Interrupt mode and with restart condition.	-	MX	-
		I2C_TwoBoards_RestartComIT	This example describes how to handle single I ² C data buffer transmission/reception between two boards, in Interrupt mode and with restart condition.	-	MX	-
		I2C_WakeUpFromStop	This example describes how to handle I ² C data buffer transmission/reception between two boards, using an interrupt when the device is in Stop mode.	-	MX	-
		I2C_WakeUpFromStop2	This example describes how to handle I ² C data buffer transmission/reception between two boards, using an interrupt when the device is in Stop 2 mode.	-	MX	-
	IPCC	IPCC_HalfDuplexMode_DualCore	This example describes how to transfer data between two processors using IPCC Half-duplex channel mode.	-	MX	-
		IPCC_SimplexMode_DualCore	This example describes how to transfer data between two processors using IPCC Simplex channel mode.	-	MX	-
	IWDG	IWDG_Reset	This example describes how to handle the IWDG reload counter and simulate a software fault that generates an MCU IWDG reset after a preset lap of time.	-	MX	-
		IWDG_WindowMode	This example describes how to periodically update the IWDG reload counter and simulate a software fault that generates an MCU IWDG reset after a preset lap of time.	-	MX	-
	LPTIM	LPTIM_PWMExternalClock	This example shows how to configure and use the LPTIM peripheral to generate a PWM signal at the lowest power consumption, using an external counter clock and through the HAL LPTIM API.	-	MX	-
		LPTIM_PWM_LSE	This example shows how to configure and use the LPTIM peripheral to generate a PWM signal in low-power mode, using the LSE as a counter clock and through the HAL LPTIM API.	-	MX	-
		LPTIM_PulseCounter	This example shows how to configure and use, through the LPTIM HAL API, the LPTIM peripheral to count pulses.	-	MX	-
		LPTIM_Timeout	This example shows how to implement a timeout with the LPTIM peripheral to wake up the system from the low-power mode, through the HAL LPTIM API.	-	MX	-
	PKA	PKA_ECCscalarMultiplication	This example describes how to use the PKA peripheral to execute ECC scalar multiplication. This allows generating a public key from a private key.	-	MX	-
		PKA_ECCscalarMultiplication_IT	This example describes how to use the PKA peripheral to execute ECC scalar multiplication. This allows the generation of a public key from a private key in Interrupt mode.	-	MX	-
		PKA_ECDSA_Sign	This example describes how to compute a signed message regarding the Elliptic curve digital signature algorithm (ECDSA).	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples	PKA	PKA_ECDSA_Sign_IT	This example describes how to compute a signed message regarding the Elliptic curve digital signature algorithm (ECDSA) in Interrupt mode.	-	MX	-
		PKA_ECDSA_Verify	This example describes how to determine if a given signature is valid regarding the Elliptic curve digital signature algorithm (ECDSA).	-	MX	-
		PKA_ECDSA_Verify_IT	This example describes how to determine if a given signature is valid regarding the Elliptic curve digital signature algorithm (ECDSA) in Interrupt mode.	-	MX	-
		PKA_ModularExponentiation	This example describes how to use the PKA peripheral to execute modular exponentiation. This allows the ciphering/deciphering of text.	-	MX	-
		PKA_ModularExponentiationCRT	This example describes how to compute the Chinese Remainder Theorem (CRT) optimization.	-	MX	-
		PKA_ModularExponentiationCRT_IT	This example describes how to compute the Chinese Remainder Theorem (CRT) optimization in Interrupt mode.	-	MX	-
		PKA_ModularExponentiation_IT	This example describes how to use the PKA peripheral to execute modular exponentiation. This enables the ciphering/deciphering of text in Interrupt mode.	-	MX	-
		PKA_PointCheck	This example describes how to use the PKA peripheral to determine if a point is on a curve. This allows the validation of an external public key.	-	MX	-
		PKA_PointCheck_IT	This example describes how to use the PKA peripheral to determine if a point is on a curve. This allows the validation of an external public key.	-	MX	-
	PWR	PWR_LPRUN	This example describes how to enter and exit Low-power run mode.	-	MX	-
		PWR_LPSLEEP	This example describes how to enter Low-power sleep mode and wake up from this mode by using an interrupt.	-	MX	-
		PWR_PVD	This example describes how to configure the programmable voltage detector by using an external interrupt line. External DC supply must be used to supply V _{DD} .	-	MX	-
		PWR_SMPS	This example describes how to configure and use SMPS through the HAL API.	-	MX	-
		PWR_STANDBY	This example describes how to enter Standby mode and wake up from this mode by using an external reset or the WKUP pin.	-	MX	-
PWR_STANDBY_RTC		This example describes how to enter Standby mode and wake up from this mode by using an external reset or the RTC wake-up timer.	-	MX	-	
PWR_STOP2_RTC		This example describes how to enter Stop 2 mode and wake up from this mode using an external reset or RTC wake-up timer.	-	MX	-	



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples	PWR	PWR_SecurityIllegalAccess_DualCore	This example describes how to manage illegal accesses in the multicore program and low-power modes.	-	MX	-
		PWR_Standby_DualCore	This example describes how to manage the system's low-power Standby mode and each CPU low-power mode in the multicore program.	-	MX	-
		PWR_Stop2_DualCore	This example describes how to manage the system's low-power mode Stop mode and each CPU low-power mode in the multicore program.	-	MX	-
		PWR_Stop2_PeripheralNoRetention	This example describes how to use low-power Stop2 mode and peripherals that do not feature configuration retention.	-	MX	-
	RCC	RCC_ClockConfig	This example describes how to configure the system clock (SYSCLK) and modify the clock settings in Run mode, using the RCC HAL API.	-	MX	-
		RCC_LSEConfig	This example describes how to enable/disable the low-speed external(LSE) RC oscillator (about 32 KHz) at runtime, using the RCC HAL API.	-	MX	-
		RCC_LSIConfig	This example describes how to enable/disable the low-speed internal (LSI) RC oscillator (about 32 KHz) at runtime, using the RCC HAL API.	-	MX	-
	RNG	RNG_MultiRNG	This example describes how to configure the RNG using the HAL API. This example uses the RNG to generate 32-bit long random numbers.	-	MX	-
		RNG_MultiRNG_IT	This example describes how to configure the RNG using the HAL API. This example uses RNG interrupts to generate 32-bit long random numbers.	-	MX	-
	RTC	RTC_Alarm	This example describes how to configure and generate an RTC alarm using the RTC HAL API.	-	MX	-
		RTC_Alarm_DualCore	This multicore project shows how CPU1 (Arm® Cortex®-M4) uses the Alarm A and CPU2 (Arm® Cortex®-M0) uses Alarm B.	-	MX	-
		RTC_Binary	This example describes how to configure the binary mode with binary alarm A and read the time.	-	MX	-
		RTC_Calendar	This example describes how to configure the calendar using the RTC HAL API.	-	MX	-
		RTC_LSI	This example describes how to use the LSI clock source autocalibration to obtain a precise RTC clock.	-	MX	-
		RTC_Tamper	This example describes how to configure the tamper detection with backup registers erase.	-	MX	-
		RTC_TimeStamp	This example describes how to configure the RTC HAL API to demonstrate the timestamp feature.	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples	SPI	SPI_FullDuplex_ComDMA_Master	This example shows how to perform data buffer transmission/reception between two boards via SPI using DMA.	-	MX	-
		SPI_FullDuplex_ComDMA_Slave	This example shows how to perform data buffer transmission/reception between two boards via SPI using DMA.	-	MX	-
		SPI_FullDuplex_ComIT_Master	This example shows how to perform data buffer transmission/reception between two boards via SPI in Interrupt mode.	-	MX	-
		SPI_FullDuplex_ComIT_Slave	This example shows how to perform data buffer transmission/reception between two boards via SPI in Interrupt mode.	-	MX	-
		SPI_FullDuplex_ComPolling_Master	This example shows how to perform data buffer transmission/reception between two boards via SPI in the Polling mode.	-	MX	-
		SPI_FullDuplex_ComPolling_Slave	This example shows how to perform data buffer transmission/reception between two boards via SPI in the Polling mode.	-	MX	-
	SUBGHZ	SUBGHZ_Tx_Mode	This example shows how to configure the SUBGHZ peripheral to set the SUBGHZ Radio in Tx mode.	-	MX	-
	TIM	TIM_DMA	This example describes how to use the DMA with timer update request to transfer data from memory to timer capture compare register 3 (TIMx_CCR3).	-	MX	-
		TIM_DMABurst	This example describes how to update the timer channel 1 period and duty cycle using the timer DMA burst feature.	-	MX	-
		TIM_InputCapture	This example describes how to use the TIM peripheral to measure an external signal frequency.	-	MX	-
		TIM_OCActive	This example shows how to configure the TIM peripheral in Output compare active mode (when the counter matches the capture/compare register, the corresponding output pin is set to its active state).	-	MX	-
		TIM_OCInactive	This example shows how to configure the TIM peripheral in Output compare inactive mode with the corresponding Interrupt requests for each channel.	-	MX	-
		TIM_OCToggle	This example shows how to configure the TIM peripheral to generate four different signals at four different frequencies.	-	MX	-
		TIM_OnePulse	This example shows how to use the TIM peripheral to generate a single pulse when a rising edge of an external signal is received on the timer input pin.	-	MX	-
		TIM_PWMInput	This example describes how to use the TIM peripheral to measure the frequency and duty cycle of an external signal.	-	MX	-
		TIM_PWMOutput	This example shows how to configure the TIM peripheral in PWM (pulse width modulation) mode.	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples	TIM	TIM_TimeBase	This example shows how to configure the TIM peripheral to generate a timebase of one second with the corresponding interrupt request.	-	MX	-
	UART	LPUART_WakeUpFromStop	This example shows how to configure an LPUART to wake up the MCU from Stop mode when a given stimulus is received.	-	MX	-
		UART_HyperTerminal_DMA	This example shows how to perform UART transmission (transmit/receive) in DMA mode between a board and a HyperTerminal PC application.	-	MX	-
		UART_HyperTerminal_IT	This example shows how to perform UART transmission (transmit/receive) in Interrupt mode between a board and a HyperTerminal PC application.	-	MX	-
		UART_Printf	This example shows how to re-route the C library printf function to the UART.	-	MX	-
		UART_ReceptionTotle_CircularDMA	This example describes how to use the HAL UART API for the reception of an IDLE event in circular DMA mode.	-	MX	-
		UART_TwoBoards_ComDMA	This example shows how to perform UART transmission (transmit/receive) in DMA mode between two boards.	-	MX	-
		UART_TwoBoards_ComIT	This example shows how to perform UART transmission (transmit/receive) in Interrupt mode between two boards.	-	MX	-
		UART_TwoBoards_ComPolling	This example shows how to perform UART transmission (transmit/receive) in the Polling mode between two boards.	-	MX	-
		UART_WakeUpFromStopUsingFIFO	This example shows how to configure a UART to wake up the MCU from Stop mode with a FIFO level when a given stimulus is received.	-	MX	-
	USART	USART_SlaveMode	This example describes USART-SPI communications (transmit/receive) between two boards where the USART is configured as a slave.	-	MX	-
	WWDG	WWDG_Example	This example shows how to configure the HAL API to periodically update the WWDG counter and simulate a software fault that generates an MCU WWDG reset when a predefined time has elapsed.	-	MX	-
Total number of examples: 117				0	116	1
Examples_LL	ADC	ADC_AnalogWatchdog_Init	This example describes how to use an ADC peripheral with an ADC analog watchdog to monitor a channel and detect when the corresponding conversion data is outside the window thresholds.	-	MX	-
		ADC_ContinuousConversion_TriggerSW_Init	This example describes how to use an ADC peripheral to perform continuous ADC conversions on a channel, from a software start.	-	MX	-
		ADC_ContinuousConversion_TriggerSW_LowPower_Init	This example describes how to use an ADC peripheral with ADC low-power features.	-	MX	-
		ADC_Oversampling_Init	This example describes how to use an ADC peripheral with ADC oversampling.	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples_LL	ADC	ADC_SingleConversion_TriggerSW_DMA_Init	This example describes how to use an ADC peripheral to perform a single ADC conversion on a channel, at each software start. This example uses the DMA programming model (for polling or interrupt programming models, refer to other examples).	-	MX	-
		ADC_SingleConversion_TriggerSW_IT_Init	This example describes how to use an ADC peripheral to perform a single ADC conversion on a channel, at each software start. This example uses the interrupt programming model (for polling or DMA programming models, please refer to other examples).	-	MX	-
		ADC_SingleConversion_TriggerSW_Init	This example describes how to use an ADC peripheral to perform a single ADC conversion on a channel at each software start. This example uses the polling programming model (for interrupt or DMA programming models, please refer to other examples).	-	MX	-
		ADC_SingleConversion_TriggerTimer_DMA_Init	This example describes how to use an ADC peripheral to perform a single ADC conversion on a channel at each trigger event from a timer. Converted data is indefinitely transferred by DMA into a table (circular mode).	-	MX	-
		ADC_TemperatureSensor_Init	This example describes how to use an ADC peripheral to perform a single ADC conversion on the internal temperature sensor and calculate the temperature in Celsius degrees.	-	MX	-
	COMP	COMP_CompareGpioVsVrefInt_IT_Init	This example describes how to use a comparator peripheral to compare a voltage level applied on a GPIO pin to the internal voltage reference (V _{REFINT}), in interrupt mode. This example is based on the STM32WLxx COMP LL API. The peripheral initialization uses the LL initialization function to demonstrate LL init usage.	-	MX	-
		COMP_CompareGpioVsVrefInt_OutputGpio_Init	This example describes how to use a comparator peripheral to compare a voltage level applied on a GPIO pin to the internal voltage reference (V _{REFINT}). The comparator output is connected to a GPIO. This example is based on the STM32WLxx COMP LL API.	-	MX	-
		COMP_CompareGpioVsVrefInt_Window_IT_Init	This example describes how to use a pair of comparator peripherals to compare a voltage level applied on a GPIO pin to two thresholds: the internal voltage reference (V _{REFINT}) and a fraction of the internal voltage reference (V _{REFINT} /2), in interrupt mode. This example is based on the STM32WLxx COMP LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
	CORTEX	CORTEX_MPU	This example presents the MPU feature. It configures a memory area as privileged read-only, and attempts to perform read and write operations in different modes.	-	MX	-
	CRC	CRC_CalculateAndCheck	This example describes how to configure the CRC calculation unit to compute a CRC code for a given data buffer, based on a fixed generator polynomial (default value 0x4C11DB7). The peripheral initialization is done using the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		CRC_UserDefinedPolynomial	This example describes how to configure and use the CRC calculation unit to compute an 8-bit CRC code for a given data buffer, based on a user-defined generating polynomial. The peripheral initialization is done using the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
	DAC	DAC_GenerateConstantSignal_TriggerSW_Init	This example describes how to use the DAC peripheral to generate a constant voltage signal. This example is based on the STM32WLxx DAC LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-

Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples_LL	DAC	DAC_GenerateConstantSignal_TriggerSW_LP_Init	This example describes how to use the DAC peripheral to generate a constant voltage signal with the DAC sample-and-hold low-power feature. To be effective, a capacitor must be connected to the DAC channel output and the sample-and-hold timings must be tuned depending on the capacitor value. This example is based on the STM32WLxx DAC LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		DAC_GenerateWaveform_TriggerHW_Init	This example describes how to use the DAC peripheral to generate a voltage waveform from a digital data stream transferred by DMA. This example is based on the STM32WLxx DAC LL API. The peripheral initialization uses the LL initialization functions to demonstrate LL init usage.	-	MX	-
	DMA	DMA_CopyFromFlashToMemory_Init	This example describes how to use a DMA channel to transfer a word data buffer from Flash memory to embedded SRAM. The peripheral initialization uses the LL initialization functions to demonstrate LL init usage.	-	MX	-
	EXTI	EXTI_ToggleLedOnIT_Init	This example describes how to configure the EXTI and use GPIOs to toggle the user LEDs available on the board when a user button is pressed. This example is based on the STM32WLxx LL API. The peripheral initialization is done using the LL initialization function to demonstrate LL init usage.	-	MX	-
	GPIO	GPIO_InfiniteLedToggling_Init	This example describes how to configure and use GPIOs to toggle the onboard user LEDs every 250 ms. This example is based on the STM32WLxx LL API. The peripheral is initialized with the LL initialization function to demonstrate LL init usage.	-	MX	-
	HSEM	HSEM_DualProcess	This example describes how to use the low-layer HSEM API to initialize, lock, and unlock hardware semaphore in the context of two processes accessing the same resource.	-	MX	-
		HSEM_DualProcess_IT	This example describes how to use the low-layer HSEM API to initialize, lock, and unlock hardware semaphore in the context of two processes accessing the same resource.	-	MX	-
	I2C	I2C_OneBoard_AdvCommunication_DMAAndIT_Init	This example describes how to exchange data between an I ² C master device in DMA mode and an I ² C slave device in Interrupt mode. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-
		I2C_OneBoard_Communication_DMAAndIT_Init	This example describes how to transmit data bytes from an I ² C master device using DMA mode to an I ² C slave device using Interrupt mode. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-
		I2C_OneBoard_Communication_IT_Init	This example describes how to handle the reception of one data byte from an I ² C slave device by an I ² C master device. Both devices operate in Interrupt mode. The peripheral is initialized with the LL initialization function to demonstrate LL init usage.	-	MX	-
		I2C_OneBoard_Communication_PollingAndIT_Init	This example describes how to transmit data bytes from an I ² C master device in the Polling mode to an I ² C slave device in Interrupt mode. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-
		I2C_TwoBoards_MasterRx_SlaveTx_IT_Init	This example describes how to handle the reception of one data byte from an I ² C slave device by an I ² C master device. Both devices operate in Interrupt mode. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-
		I2C_TwoBoards_MasterTx_SlaveRx_DMA_Init	This example describes how to transmit data bytes from an I ² C master device to an I ² C slave device, both operating in DMA mode. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples_LL	I2C	I2C_TwoBoards_MasterTx_SlaveRx_Init	This example describes how to transmit data bytes from an I ² C master device in the Polling mode to an I ² C slave device in Interrupt mode. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-
		I2C_TwoBoards_WakeUpFromStop2_IT_Init	This example describes how to handle the reception of a data byte from an I ² C slave device in Stop 2 mode by an I ² C master device, both using Interrupt mode. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-
		I2C_TwoBoards_WakeUpFromStop_IT_Init	This example describes how to handle the reception of a data byte from an I ² C slave device in Stop 1 mode by an I ² C master device, both using Interrupt mode. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-
	IPCC	IPCC_SimplexMode_DualCore	This example describes how to transfer data between two processors using IPCC Simplex channel mode.	-	MX	-
	IWDG	IWDG_RefreshUntilUserEvent_Init	This example describes how to configure the IWDG peripheral to ensure a periodical counter update and generate an MCU IWDG reset when a user pushbutton (B1) is pressed. The peripheral is initialized with the LL unitary service functions to optimize for performance and size.	-	MX	-
	LPTIM	LPTIM_PulseCounter_Init	This example describes how to use the LPTIM peripheral in Counter mode to generate a PWM output signal and update its duty cycle. This example is based on the STM32WLxx LPTIM LL API. The peripheral is initialized with the LL initialization function to demonstrate LL init usage.	-	MX	-
	LPUART	LPUART_WakeUpFromStop2_Init	This example describes how to configure GPIO and LPUART peripherals to allow characters received on the LPUART_RX pin to wake up the MCU from the low-power mode. This example is based on the LPUART LL API. The peripheral initialization uses the LL initialization function to demonstrate LL init usage.	-	MX	-
		LPUART_WakeUpFromStop_Init	This example describes how to configure GPIO and LPUART peripherals to allow characters received on the LPUART_RX pin to wake up the MCU from the low-power mode. This example is based on the LPUART LL API. The peripheral initialization uses the LL initialization function to demonstrate LL init usage.	-	MX	-
	PKA	PKA_ECDSA_Sign	This example describes how to use the low-layer PKA API to generate an ECDSA signature.	-	MX	-
		PKA_ModularExponentiation	This example describes how to use the low-layer PKA API to execute RSA modular exponentiation.	-	MX	-
	PWR	PWR_EnterStandbyMode	This example describes how to enter the Standby mode and wake up from this mode by using an external reset or a wake-up pin.	-	MX	-
		PWR_EnterStopMode	This example describes how to enter Stop 2 mode.	-	MX	-
		PWR_OptimizedRunMode	This example describes how to increase/decrease frequency and V _{CORE} and enter/exit Low-power run mode.	-	MX	-
	RCC	RCC_HWAutoMSICalibration	This example describes how to use the MSI clock source hardware autocalibration and LSE clock (PLL mode) to obtain a precise MSI clock.	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples_LL	RCC	RCC_OutputSystemClockOnMCO	This example describes how to configure the MCO pin (PA8) to output the system clock.	-	MX	-
		RCC_UseHSEasSystemClock	This example describes how to use the RCC LL API to start the HSE and use it as a system clock.	-	MX	-
		RCC_UseHSI_PLLasSystemClock	This example describes how to modify the PLL parameters in runtime.	-	MX	-
	RNG	RNG_GenerateRandomNumbers	This example describes how to configure the RNG to generate 32-bit long random numbers. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		RNG_GenerateRandomNumbers_IT	This example describes how to configure the RNG to generate 32-bit long random numbers using interrupts. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
	RTC	RTC_Alarm_Init	This example describes how to configure the RTC LL API to configure and generate an alarm using the RTC peripheral. The peripheral initialization uses the LL initialization function.	-	MX	-
		RTC_ExitStandbyWithWakeUpTimer_Init	This example describes how to periodically enter and wake up from Standby mode thanks to the RTC wake-up timer (WUT).	-	MX	-
		RTC_Tamper_Init	This example describes how to configure the tamper using the RTC LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		RTC_TimeStamp_Init	This example describes how to configure the timestamp using the RTC LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
	SPI	SPI_OneBoard_HalfDuplex_DMA_Init	This example describes how to configure GPIO and SPI peripherals to transmit bytes from an SPI master device to an SPI slave device in DMA mode. This example is based on the STM32WLxx SPI LL API. The peripheral initialization uses the LL initialization function to demonstrate LL init usage.	-	MX	-
		SPI_OneBoard_HalfDuplex_IT_Init	This example describes how to configure GPIO and SPI peripherals to transmit bytes from an SPI master device to an SPI slave device in Interrupt mode. This example is based on the STM32WLxx SPI LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-		-
		SPI_TwoBoards_FullDuplex_DMA_Master_Init	This example describes how to perform data buffer transmission and reception via SPI using DMA mode. This example is based on the STM32WLxx SPI LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		SPI_TwoBoards_FullDuplex_DMA_Slave_Init	This example describes how to perform data buffer transmission and reception via SPI using DMA mode. This example is based on the STM32WLxx SPI LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		SPI_TwoBoards_FullDuplex_IT_Master_Init	This example describes how to perform data buffer transmission and reception via SPI using Interrupt mode. This example is based on the STM32WLxx SPI LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples_LL	SPI	SPI_TwoBoards_FullDuplex_IT_Slave_Init	This example describes how to perform data buffer transmission and reception via SPI using Interrupt mode. This example is based on the STM32WLxx SPI LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
	TIM	TIM_BreakAndDeadtime_Init	This example describes how to configure the TIM peripheral to generate three center-aligned PWM and complementary PWM signals, insert a defined deadtime value, use the break feature and lock the break and dead-time configuration.	-	MX	-
		TIM_DMA_Init	This example describes how to use the DMA with a timer update request to transfer data from memory to timer capture compare register 3 (TIMx_CCR3). This example is based on the STM32WLxx TIM LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		TIM_InputCapture_Init	This example describes how to use the TIM peripheral to measure a periodic signal frequency provided either by an external signal generator or by another timer instance. This example is based on the STM32WLxx TIM LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		TIM_OnePulse_Init	This example describes how to configure a timer to generate a positive pulse in Output compare mode with a length of t_{PULSE} and after a delay of t_{DELAY} . This example is based on the STM32WLxx TIM LL API. The peripheral initialization uses the LL initialization function to demonstrate LL Init.	-	MX	-
		TIM_OutputCompare_Init	This example describes how to configure the TIM peripheral to generate an output waveform in different output compare modes. This example is based on the STM32WLxx TIM LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		TIM_PWMOutput_Init	This example describes how to use a timer peripheral to generate a PWM output signal and update the PWM duty cycle. This example is based on the STM32WLxx TIM LL API. The peripheral initialization uses the LL initialization function to demonstrate LL Init.	-	MX	-
		TIM_TimeBase_Init	This example describes how to configure the TIM peripheral to generate a time base. This example is based on the STM32WLxx TIM LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		USART	USART_Communication_Rx_IT_Continuous_Init	This example shows how to configure GPIO and USART peripherals to continuously receive characters from a HyperTerminal (PC) in Asynchronous mode using Interrupt mode. The peripheral initialization is done using the LL unitary services functions for optimization purposes (performance and size).	-	MX
	USART_Communication_Rx_IT_Continuous_VCP_Init		This example shows how to configure GPIO and USART peripherals to continuously receive characters from a HyperTerminal (PC) in Asynchronous mode using Interrupt mode. The peripheral initialization is done using the LL unitary services functions for optimization purposes (performance and size).	-	MX	-
	USART_Communication_Rx_IT_Init		This example shows how to configure GPIO and USART peripherals to receive characters from a HyperTerminal (PC) in Asynchronous mode using Interrupt mode. The peripheral initialization is done using the LL initialization function to demonstrate LL init usage.	-	MX	-
	USART_Communication_Rx_IT_VCP_Init		This example shows how to configure GPIO and USART peripherals to receive characters from a HyperTerminal (PC) in Asynchronous mode using Interrupt mode. The peripheral initialization is done using the LL initialization function to demonstrate LL init usage.	-	MX	-

Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples_LL	USART	USART_Communication_TxRx_DMA_Init	This example shows how to configure GPIO and USART peripherals to send characters asynchronously to/from a HyperTerminal (PC) in DMA mode. This example is based on STM32WLxx USART LL API. The peripheral initialization is done using the LL unitary services functions for optimization purposes (performance and size).	-	MX	-
		USART_Communication_Tx_IT_Init	This example shows how to configure GPIO and USART peripherals to send characters asynchronously to a HyperTerminal (PC) in Interrupt mode. This example is based on STM32WLxx USART LL API. The peripheral initialization is done using the LL unitary services functions for optimization purposes (performance and size).	-	MX	-
		USART_Communication_Tx_IT_VCP_Init	This example shows how to configure GPIO and USART peripherals to send characters asynchronously to a HyperTerminal (PC) in Interrupt mode. This example is based on STM32WLxx USART LL API. The peripheral initialization is done using the LL unitary services functions for optimization purposes (performance and size).	-	MX	-
		USART_Communication_Tx_Init	This example shows how to configure GPIO and USART peripherals to send characters asynchronously to a HyperTerminal (PC) in the Polling mode. If the transfer cannot be completed within the allocated time, a timeout allows the sequence to be exited with a timeout error code. This example is based on STM32WLxx USART LL API. The peripheral initialization is done using the LL unitary services functions for optimization purposes (performance and size).	-	MX	-
		USART_Communication_Tx_VCP_Init	This example shows how to configure GPIO and USART peripherals to send characters asynchronously to a HyperTerminal (PC) in the Polling mode. If the transfer cannot be completed within the allocated time, a timeout allows the sequence to be exited with a timeout error code. This example is based on STM32WLxx USART LL API. The peripheral initialization is done using the LL unitary services functions for optimization purposes (performance and size).	-	MX	-
		USART_HardwareFlowControl_Init	This example shows how to configure GPIO and peripheral to receive characters asynchronously from a HyperTerminal (PC) in Interrupt mode with the hardware flow control feature enabled. This example is based on STM32WLxx USART LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		USART_SyncCommunication_FullDuplex_DMA_Init	This example shows how to configure GPIO, USART, DMA, and SPI peripherals to transmit bytes between a USART and an SPI (in Slave mode) in DMA mode. This example is based on the STM32WLxx USART LL API. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		USART_SyncCommunication_FullDuplex_IT_Init	This example shows how to configure GPIO, USART, DMA, and SPI peripherals to transmit bytes between a USART and an SPI (in Slave mode) in Interrupt mode. This example is based on the STM32WLxx USART LL API (the SPI uses the DMA to receive/transmit characters sent from/received by the USART). The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
		USART_WakeUpFromStop1_Init	This example shows how to configure GPIO and USART1 peripherals to allow the characters received on the USART_RX pin to wake up the MCU from the low-power mode.	-	MX	-
			USART_WakeUpFromStop_Init	This example shows how to configure GPIO and USART1 peripherals to allow the characters received on the USART_RX pin to wake up the MCU from the low-power mode.	-	MX
	UTILS	UTILS_ConfigureSystemClock	This example describes how to use UTILS LL API to configure the system clock using PLL with HSI as a source clock.	-	MX	-

Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples_LL	UTILS	UTILS_ReadDeviceInfo	This example reads the UID, device ID, and revision ID and saves them into a global information buffer.	-	MX	-
	WWDG	WWDG_RefreshUntilUserEvent_Init	This example shows how to configure the WWDG to periodically update the counter and generate an MCU WWDG reset when a user button is pressed. The peripheral initialization uses the LL unitary service functions for optimization purposes (performance and size).	-	MX	-
	Total number of examples_LL: 82			0	82	0
Examples_MIX	ADC	ADC_SingleConversion_TriggerSW_IT	This example describes how to use the ADC to perform a single ADC channel conversion at each software start. This example uses the interrupt programming model (for polling and DMA programming models, please refer to other examples). It is based on the STM32WLxx ADC HAL and LL API. The LL API is used for performance improvement.	-	MX	-
	CRC	CRC_PolynomialUpdate	This example describes how to use the CRC peripheral through the STM32WLxx CRC HAL and LL API.	-	MX	-
	DMA	DMA_FLASHToRAM	This example describes how to use a DMA to transfer a word data buffer from Flash memory to embedded SRAM through the STM32WLxx DMA HAL and LL API. The LL API is used for performance improvement.	-	MX	-
	I2C	I2C_OneBoard_ComSlave7_10bits_IT	This example describes how to perform I ² C data buffer transmission/reception between one master and two slaves with different address sizes (7 bits or 10 bits). This example uses the STM32WLxx I ² C HAL and LL API (LL API usage for performance improvement) and an interrupt.	-	MX	-
	PWR	PWR_STOP1	This example describes how to enter the Stop 1 mode and wake up from this mode by using external reset or wake-up interrupt (all the RCC function calls use RCC LL API for minimizing footprint and maximizing performance).	-	MX	-
	SPI	SPI_FullDuplex_ComPolling_Master	This example shows how to perform buffer transmission/reception between two boards via SPI in the Polling mode.	-	MX	-
		SPI_FullDuplex_ComPolling_Slave	This example shows how to perform data buffer transmission/reception between two boards via SPI in the Polling mode.	-	MX	-
		SPI_HalfDuplex_ComPollingIT_Master	This example shows how to perform data buffer transmission/reception between two boards via SPI in the Polling (LL driver) and Interrupt modes (HAL driver).	-	MX	-
		SPI_HalfDuplex_ComPollingIT_Slave	This example shows how to perform data buffer transmission/reception between two boards via SPI in the Polling (LL driver) and Interrupt modes (HAL driver).	-	MX	-
	TIM	TIM_PWMInput	This example describes how to use the TIM peripheral to measure an external signal frequency and duty cycle.	-	MX	-
	UART	UART_HyperTerminal_IT	This example describes how to use a UART to transmit data (transmit/receive) between a board and a HyperTerminal PC application in Interrupt mode. This example uses the USART peripheral through the STM32WLxx UART HAL and LL API, the LL API being used for performance improvement.	-	MX	-
UART_HyperTerminal_TxPolling_RxIT		This example describes how to use a UART to transmit data (transmit/receive) between a board and a HyperTerminal PC application both in the Polling and Interrupt modes. This example describes how to use the USART peripheral through the STM32WLxx UART HAL and LL API, the LL API being used for performance improvement.	-	MX	-	



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Examples_MIX	Total number of examples_mix: 12			0	12	0
Applications	BFU_1_Slot	1_Image_BFU	The Boot (B) and Firmware Update (FU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates.	-	X	-
		1_Image_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	X	-
		1_Image_SECoreBin	This application is used to generate a Secure Engine core binary file to be linked with Boot and Firmware Update application (BFU).	-	X	-
		1_Image_UserApp	This application demonstrates the firmware download capability and provides a set of functions to test the active protections offered by Secure Boot and Secure Engine.	-	X	-
	BFU_2_Slots	1_Image_BFU	The Boot (B) and Firmware Update (FU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates.	-	X	-
		1_Image_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	X	-
		1_Image_SECoreBin	This application is used to generate a Secure Engine core binary file to be linked with Boot and Firmware Update application (BFU).	-	X	-
		1_Image_UserApp	This application demonstrates the firmware download capability and provides a set of functions to test the active protections offered by Secure Boot and Secure Engine.	-	X	-
	FatFs	FatFs_uSD_Standalone	This application shows how to use STM32Cube firmware with the FatFS middleware component as a generic FAT file system module. This example develops an application that exploits FatFs features to configure a microSD drive.	-	X	-
	FreeRTOS	FreeRTOS_HSEM_DualCore	This application shows how to synchronize two CPUs using HSEM peripherals and the CMSISOS2.0 RTOS API application.	-	X	-
		FreeRTOS_LowPower	This application shows how to enter and exit low-power mode with CMSIS RTOS API.	-	MX	-
		FreeRTOS_Queues	This application shows how to use message queues with CMSIS RTOS API.	-	MX	-
		FreeRTOS_Semaphore	This application shows how to use semaphores with CMSIS RTOS API.	-	MX	-
		FreeRTOS_StopMode	This application shows how to enter and exit low-power mode with CMSISOS2.0 RTOS API.	-	MX	-
		FreeRTOS_ThreadCreation	This application shows how to implement thread creation using CMSIS RTOS API.	-	MX	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Applications	FreeRTOS	FreeRTOS_ThreadFlags	This application shows how to use thread flags with CMSIS_RTOS2 API.	-	MX	-
		FreeRTOS_Timers	This application shows how to use the timers of CMSIS RTOS API.	-	MX	-
	KMS	KMS_Blob_Binary	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	X	-
		KMS_Blob_Example	This application shows how to use the KMS middleware provisioning capability (C_STM_ImportBlob API).	-	MX	-
		KMS_Derive_Key	This application shows how to use the KMS middleware to create a derived AES key.	-	MX	-
		KMS_Embedded_AES_Keys	This application shows how to use the KMS middleware to encrypt and decrypt a message with an AES key.	-	MX	-
		KMS_Embedded_RSA_Key	This application shows how to use the KMS middleware to sign and verify a message with an RSA key.	-	MX	-
	LoRaWAN	LoRaWAN_AT_Slave	This directory contains a set of source files that implements a LoRa [®] application modem that is controlled through AT command interface over UART by an external host, such as a computer executing a terminal.	-	MX	New
		LoRaWAN_AT_Slave_DualCore	This directory contains a set of source files that implements a dual-core (Arm [®] Cortex [®] -M4 / Cortex [®] -M0) LoRa [®] application modem that is controlled through AT command interface over UART by an external host, such as a computer executing a terminal.	-	MX	-
		LoRaWAN_End_Node	This directory contains a set of source files that implements a LoRa [®] application device sending sensor data to the LoRa [®] network server.	-	MX	New
		LoRaWAN_End_Node_DualCore	This directory contains a set of source files that implements a dual-core (Arm [®] Cortex [®] -M4 / Cortex [®] -M0) LoRa [®] application device sending sensor data to the LoRa [®] network server.	-	MX	New
		LoRaWAN_End_Node_DualCoreFreeRTOS	This directory contains a set of source files that implements a dual-core (Arm [®] Cortex [®] -M4 / Cortex [®] -M0) LoRa [®] application device sending sensor data to the LoRa [®] network server using a FreeRTOS task scheduler on Arm [®] Cortex [®] -M4.	-	MX	-
		LoRaWAN_End_Node_FreeRTOS	This directory contains a set of source files that implements a LoRa [®] application device that sends sensor data to a LoRa [®] network server using a FreeRTOS task scheduler.	-	MX	-
	LoRaWAN_FUOTA	1_Image_BFU	The Boot (B) and Firmware Update (FU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates.	-	X	-
		1_Image_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	X	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Applications	LoRaWAN_FUOTA	1_Image_SECoreBin	This application is used to generate a Secure Engine core binary file to be linked with Boot and Firmware Update application (BFU).	-	X	-
		LoRaWAN_End_Node	This directory contains a set of source files that implements a LoRa® application device with Firmware Update over-the-air download capability.	-	X	-
	LoRaWAN_FUOTA_DualCore	2_Images_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	X	-
		2_Images_SBSFU	The Secure Boot (SB) and Secure Firmware Update (SFU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates and access to confidential on-device data such as secret code and firmware encryption key.	-	X	-
		2_Images_SECoreBin	This application is used to generate a Secure Engine core binary file to be linked with the Secure Boot and Secure Firmware Update application (SBSFU).	-	X	-
		LoRaWAN_End_Node_DualCore	This directory contains a set of source files that implements a dual-core (Arm® Cortex®-M4 / Cortex®-M0) LoRa® application device with Firmware Update over-the-air download capability.	-	X	-
	LoRaWAN_FUOTA_DualCore_ExtFlash	2_Images_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	-	New
		2_Images_SBSFU	The Secure Boot (SB) and Secure Firmware Update (SFU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates and access to confidential on-device data such as secret code and firmware encryption key.	-	-	New
		2_Images_SECoreBin	This application is used to generate a Secure Engine Core binary file to be linked with the Secure Boot and Secure Firmware Update application (SBSFU).	-	-	New
		LoRaWAN_End_Node_DualCore	This directory contains a set of source files that implements a Dual Core (CM4 / CM0) LoRa application device with firmware update over-the-air download capabilities in using the External Flash as a download slot.	-	-	New
	LoRaWAN_SBSFU_1_Slot_DualCore	2_Images_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	X	-
		2_Images_SBSFU	The Secure Boot (SB) and Secure Firmware Update (SFU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates and access to confidential on-device data such as secret code and firmware encryption key.	-	X	-
		2_Images_SECoreBin	This application is used to generate a Secure Engine core binary file to be linked with the Secure Boot and Secure Firmware Update application (SBSFU).	-	X	-
		LoRaWAN_End_Node_DualCore	This directory contains a set of source files that implements a dual-core (Arm® Cortex®-M4 /Cortex®-M0) LoRa® application device with the security environment offered by Secure Boot and Secure Engine.	-	X	-



Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1
Applications	SBSFU_1_Slot_DualCore	2_Images_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	X	-
		2_Images_SBSFU	The Secure Boot (SB) and Secure Firmware Update (SFU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates and access to confidential on-device data such as secret code and firmware encryption key.	-	X	-
		2_Images_SECoreBin	This application is used to generate a Secure Engine core binary file to be linked with the Secure Boot and Secure Firmware Update application (SBSFU).	-	X	-
		2_Images_UserApp_M0Plus	This application demonstrates the firmware download capability and provides a set of functions to test the active protections offered by Secure Boot and Secure Engine.	-	X	-
		2_Images_UserApp_M4	This application demonstrates the firmware download capability.	-	X	-
	SBSFU_2_Slots_DualCore	2_Images_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	-	X	-
		2_Images_SBSFU	The Secure Boot (SB) and Secure Firmware Update (SFU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates and access to confidential on-device data such as secret code and firmware encryption key.	-	X	-
		2_Images_SECoreBin	This application is used to generate a Secure Engine core binary file to be linked with the Secure Boot and Secure Firmware Update application (SBSFU).	-	X	-
		2_Images_UserApp_M0Plus	This application demonstrates the firmware download capability and provides a set of functions to test the active protections offered by Secure Boot and Secure Engine.	-	X	-
		2_Images_UserApp_M4	This application demonstrates the firmware download capability.	-	X	-
	Sigfox	Sigfox_AT_Slave	This directory contains a set of source files that implements a Sigfox™ application modem that is controlled through AT command interface over UART by an external host, such as a computer executing a terminal.	MX	-	New
		Sigfox_AT_Slave_DualCore	This directory contains a set of source files that implements a dual-core (Arm® Cortex®-M4 /Cortex®-M0) Sigfox™ application modem that is controlled through AT command interface over UART by an external host, such as a computer executing a terminal.	MX	-	-
		Sigfox_PushButton	This directory contains a set of source files that implements an example of a Sigfox™ object sending temperature and battery level to a Sigfox™ network.	MX	-	New
Sigfox_PushButton_DualCore		This directory contains a set of source files that implements a dual-core (Arm® Cortex®-M4 / Cortex®-CM0) Sigfox™ application example of a Sigfox object sending temperature and battery level to a Sigfox™ network.	MX	-	New	





Level	Module name	Project name	Description	NUCLEO-WL55JC1	NUCLEO-WL55JC	B-WL5M-SUBG1	
Applications	Sigfox_SBSFU_1_Slot_DualCore	2_Images_KMS_Blob	This application is used to generate the key management services blob binary file to be downloaded with KMS through the ImportBlob() API.	X	-	-	
		2_Images_SBSFU	The Secure Boot (SB) and Secure Firmware Update (SFU) solution allows the update of the STM32 microcontroller built-in program with the new firmware versions, adding new features and correcting potential issues. The update process is performed in a secure way to prevent unauthorized updates and access to confidential on-device data such as secret code and firmware encryption key.	X	-	-	
		2_Images_SECoreBin	This application is used to generate a Secure Engine core binary file to be linked with the Secure Boot and Secure Firmware Update application (SBSFU).	X	-	-	
		Sigfox_PushButton_DualCore	This directory contains a set of source files that implements a dual-core (Arm® Cortex®-M4 / Cortex®-M0) Sigfox™ application device with the security environment offered by Secure Boot and Secure Engine.	X	-	-	
	SubGHz_Phy	SubGHz_Phy_AT_Slave	This directory contains a set of source files that implements RF TEST controlled through AT command interface over UART by an external host.	-	New	-	
		SubGHz_Phy_LrFhss	This directory contains a set of source files that implements an LR-FHSS tests application (Tx only).	-	New	-	
		SubGHz_Phy_Per	This directory contains a set of source files that implements a PER (packet error rate) tests application with IBM whitening between one Tx device and one Rx device.	-	MX	New	
		SubGHz_Phy_PingPong	This directory contains a set of source files that implements a ping-pong application between two ping-pong devices.	-	MX	-	
		SubGHz_Phy_PingPong_DualCore	This directory contains a set of source files that implements a dual-core (Arm® Cortex®-M4 /Cortex® -M0) ping-pong application between two ping-pong devices.	-	MX	New	
	Total number of applications: 75				8	55	12
	Demonstrations	LocalNetwork	LocalNetwork_Concentrator	This directory contains a set of source files that implements a concentrator sending beacons to administrate a network of up to 14 sensors and receives data from each connected sensor.	-	X	-
LocalNetwork_Sensor			This directory contains a set of source files that implements sending of sensor data to the demonstrator concentrator.	-	X	-	
LocalNetwork_Sensor		Sensor	This directory contains a set of source files that implements Sensor sending Sensor data (based on all sensors available on the B-WL5M-SUBG1 board) to the demo concentrator.	-	-	New	
Total number of demonstrations: 3				0	2	1	
Total number of projects: 297				8	271	18	

Revision history

Table 2. Document revision history

Date	Version	Changes
20-Oct-2020	1	Initial release.
15-Jun-2021	2	Added the following applications in <i>Table 1. STM32CubeWL firmware examples</i> : <ul style="list-style-type: none"> • BFU_2_Slots applications • LoRaWAN_FUOTA_DualCore and LoRaWAN_SBSFU_1_Slot_DualCore • SBSFU_1_Slot_DualCore and SBSFU_2_Slot_DualCore • Sigfox_SBSFU_1_Slot_DualCore
08-Feb-2022	3	Added NUCLEO-WL55JC1 board. Added LoRaWAN_End_Node_FreeRTOS application. Sigfox and Sigfox_SBSFU_1_Slot_DualCore applications are only provided for NUCLEO-WL55JC1.
30-Nov-2022	4	Added the support of the B-WL5M-SUBG1 board and updated or added a few applications.

Contents

1	Reference documents	2
2	STM32CubeWL examples	3
	Revision history	25

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved