Double output, isolated PSR Flyback converter for Smart Meter and Power Line Communication systems using VIPER267KDTR

Description

The STEVAL-VP26K03F evaluation board implements a double output isolated flyback with primary side regulation (PSR), specifically designed to supply smart meter and PLC systems.

The evaluation board has been developed using the VIPER267KDTR offline high-voltage converter, which features a 1050 V avalanche-rugged power section, PWM operation at 60 kHz with frequency jittering for lower EMI, current limiting with 700 mA fixed set point, on-board soft-start, safe auto-restart after fault and low standby power.

The power supply provides 12 V at 700 mA\textsubscript{rms} (1 A peak) to the power line modem (PLM) and the analog circuitry, and 6 V at 200 mA to supply digital circuitry and other low voltage parts.

The power supply is designed to operate across a three-phase input mains from 50 to 290 V\textsubscript{AC}, but can also be connected to a single phase mains from 85 to 500 V\textsubscript{AC}.

Figure 1. STEVAL-VP26K03F evaluation board top

RELATED LINKS

The board can also be configured for SSR operation. Refer to STEVAL-VP26K02F
# Features and specifications

## Table 1. STEVAL-VP26K03F electrical specifications

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operative AC main input voltage (3-phase connection)</td>
<td>50 V&lt;sub&gt;AC&lt;/sub&gt;</td>
<td>-</td>
<td>290 V&lt;sub&gt;AC&lt;/sub&gt;</td>
</tr>
<tr>
<td>Operative AC main input voltage (2-phase connection)</td>
<td>85 V&lt;sub&gt;AC&lt;/sub&gt;</td>
<td>-</td>
<td>498 V&lt;sub&gt;AC&lt;/sub&gt;</td>
</tr>
<tr>
<td>Mains frequency</td>
<td>47 Hz</td>
<td>-</td>
<td>63 Hz</td>
</tr>
<tr>
<td>Output voltage 1 – V&lt;sub&gt;OUT1&lt;/sub&gt;</td>
<td>11 V</td>
<td>12 V</td>
<td>16 V</td>
</tr>
<tr>
<td>Output current 1 – I&lt;sub&gt;OUT1&lt;/sub&gt;</td>
<td>10 mA</td>
<td>-</td>
<td>700 mA (rms)</td>
</tr>
<tr>
<td>Output voltage 2 – V&lt;sub&gt;OUT2&lt;/sub&gt;</td>
<td>5.5 V</td>
<td>6 V</td>
<td>7 V</td>
</tr>
<tr>
<td>Output current 2 – I&lt;sub&gt;OUT2&lt;/sub&gt;</td>
<td>10 mA</td>
<td>-</td>
<td>200 mA</td>
</tr>
<tr>
<td>Maximum peak power</td>
<td>-</td>
<td>-</td>
<td>13.2 W</td>
</tr>
<tr>
<td>Maximum rms power</td>
<td>-</td>
<td>-</td>
<td>9.6 W</td>
</tr>
<tr>
<td>Efficiency at full load</td>
<td>-</td>
<td>78%</td>
<td>-</td>
</tr>
<tr>
<td>Ambient operating temperature</td>
<td>-40 °C</td>
<td>-</td>
<td>85 °C</td>
</tr>
</tbody>
</table>
1.1 Schematic diagrams

Figure 2. STEVAL-VP26K03F schematic - input section
Figure 3. STEVAL-VP26K03F schematic - converter section
## Bill of materials

### Table 2. STEVAL-VP26K03F bill of materials

<table>
<thead>
<tr>
<th>Item</th>
<th>Q.ty</th>
<th>Ref.</th>
<th>Part/Value</th>
<th>Description</th>
<th>Manufacturer</th>
<th>Order code</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>3</td>
<td>R1, R2, R3</td>
<td>22 Ω, 1W, ±5%</td>
<td>Metal Oxide Resistor, TH</td>
<td>TE Connectivity</td>
<td>EP1W22RJ</td>
</tr>
<tr>
<td>2</td>
<td>4</td>
<td>R5, R6, R7, R8</td>
<td>1MΩ, 0.33W, ±5%</td>
<td>Resistor, 1206</td>
<td>Panasonic</td>
<td>ERJP08J105V</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>R9</td>
<td>220 KΩ, 0.25W, ±5%</td>
<td>Resistor, 1206</td>
<td>Panasonic</td>
<td>ERJT08J224V</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>R11, R21</td>
<td>10 KΩ, ±1%</td>
<td>Resistor, 0603</td>
<td>TE Connectivity</td>
<td>CRG0603F10K</td>
</tr>
<tr>
<td>5</td>
<td>2</td>
<td>R0a, R0b</td>
<td>0 Ω, 0.25W, ±1%</td>
<td>Resistor, 0603</td>
<td>Vishay</td>
<td>CRCW060300000Z0EAHP</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>R12</td>
<td>150 kΩ, ±1%</td>
<td>Resistor, 0603</td>
<td>Vishay</td>
<td>CRCW0603150KFKEA</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>R13</td>
<td>43 KΩ, ±1%</td>
<td>Resistor, 0603</td>
<td>Vishay</td>
<td>CRW060343K0FKEA</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>R22</td>
<td>47Ω, 0.125W, ±1%</td>
<td>Resistor, 0603</td>
<td>TE Connectivity</td>
<td>CRG0805F47R</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>Rbl</td>
<td>8.2 kΩ, 0.125W, ±1%</td>
<td>Resistor, 0603</td>
<td>TE Connectivity</td>
<td>CRG0603F6K2</td>
</tr>
<tr>
<td>10</td>
<td>13</td>
<td>R10, R14, R15, R16, R17, R18, R19, R20, C16, C22, OPTO1, IC2, CK1</td>
<td>-</td>
<td>Not mounted</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>11</td>
<td>2</td>
<td>C1, C2</td>
<td>68 µF, 400 Vcc - 105°C, ±20%</td>
<td>Electrolytic Capacitor, TH D=18 mm, H=25 mm, P=7.5 mm</td>
<td>Rubycon</td>
<td>400BXC68MEFC18X25</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>C5</td>
<td>1 nF, 630 Vdc, ±5%</td>
<td>Multi layer capacitor, 1206</td>
<td>TDK</td>
<td>C3216C0G2J102J085AA</td>
</tr>
<tr>
<td>13</td>
<td>2</td>
<td>C7, C9</td>
<td>1 nf, 200 Vdc, ±5%</td>
<td>Multi layer capacitor, 0603</td>
<td>TDK</td>
<td>C3216C0G2J102J085AA</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>C8</td>
<td>47 µF, 35 Vdc, ±20%</td>
<td>Electrolytic Capacitor, H D=4 mm, H=7 mm, P=1.5 mm</td>
<td>Rubycon</td>
<td>-</td>
</tr>
<tr>
<td>15</td>
<td>2</td>
<td>C10, C11</td>
<td>220 µF, 25 Vcc, +105°C, ±20%</td>
<td>Electrolytic Capacitor, TH D=8.3 mm, H=11 mm, P=2.5 mm</td>
<td>Rubycon</td>
<td>35ZH220MEFC8X11.5</td>
</tr>
<tr>
<td>16</td>
<td>3</td>
<td>C6, C12, C15</td>
<td>100nF, 25 Vcc, ±10%</td>
<td>Multi layer capacitor, 0603</td>
<td>KEMET</td>
<td>C0603C104K3RAC9U</td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>C13</td>
<td>470 µF, 35 Vcc, +105°C, ±20%</td>
<td>Electrolytic Capacitor, TH D=10 mm, H=12.5 mm, P=5 mm</td>
<td>Rubycon</td>
<td>25ZH470MEFC10X12.5</td>
</tr>
<tr>
<td>18</td>
<td>1</td>
<td>C14</td>
<td>100 µF, 35 Vcc, +105°C, ±20%</td>
<td>Electrolytic Capacitor, TH D=6.3 mm, H=11 mm, P=2.5 mm</td>
<td>Rubycon</td>
<td>35ZH100MEFC6.3X11</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>C17</td>
<td>2.2nF, 250 Vac</td>
<td>X1 Y2 Capacitor, TH 8 mm X 5 mm, P 7.5 mm</td>
<td>Murata</td>
<td>DE2E3KY222MA2BM01F</td>
</tr>
<tr>
<td>Item</td>
<td>Q.ty</td>
<td>Ref.</td>
<td>Part/Value</td>
<td>Description</td>
<td>Manufacturer</td>
<td>Order code</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>------</td>
<td>------------</td>
<td>-------------</td>
<td>--------------</td>
<td>------------</td>
</tr>
<tr>
<td>20</td>
<td>1</td>
<td>C18</td>
<td>330 pF, 10 Vdc, ±5%</td>
<td>Multi layer capacitor, 0603</td>
<td>Vishay</td>
<td>VJ0603A331JXBAC</td>
</tr>
<tr>
<td>21</td>
<td>1</td>
<td>C19</td>
<td>100pF, 250 Vdc, ±5%</td>
<td>Multi layer capacitor, 0603</td>
<td>TDK</td>
<td>CGA3E3C0G2E101J080AA</td>
</tr>
<tr>
<td>22</td>
<td>1</td>
<td>C20</td>
<td>1μF, 25 Vdc, ±10%</td>
<td>Multi layer capacitor, 0603</td>
<td>Murata</td>
<td>GRM188C81E105KAADD</td>
</tr>
<tr>
<td>23</td>
<td>3</td>
<td>F1, F2, F3</td>
<td>2A</td>
<td>Fuse, 10.1mm X 1.43 mm</td>
<td>Schurter</td>
<td>3403.0169.24</td>
</tr>
<tr>
<td>24</td>
<td>1</td>
<td>T1</td>
<td>LP 1.5 mH, out1 12V, out2 6V</td>
<td>WURTH_75031813 5r00 Flyback Transformer</td>
<td>Wurth Elektronik</td>
<td>750318135</td>
</tr>
<tr>
<td>25</td>
<td>4</td>
<td>L1, L2, L3, L4</td>
<td>1mH</td>
<td>Inductor, TH, D 8mm, P 5mm, H 10mm</td>
<td>Wurth Elektronik</td>
<td>7447728102</td>
</tr>
<tr>
<td>26</td>
<td>1</td>
<td>L6</td>
<td>3.3 μH / 33 mΩ, 3.23A</td>
<td>Inductor, Lu x La: 0.157 x 0.157&quot; (4.00 x 4.00 mm)</td>
<td>Wurth Electronics Inc</td>
<td>74404043033A</td>
</tr>
<tr>
<td>27</td>
<td>2</td>
<td>NTC1, NTC2</td>
<td>10 Ω</td>
<td>PTC, TH 9 mm X 4 mm, P 5mm</td>
<td>Murata</td>
<td>NTPA7100LBMB0</td>
</tr>
<tr>
<td>28</td>
<td>1</td>
<td>Dz1</td>
<td>22 V, 22, 0.5W</td>
<td>Zener Diode, SOD 123</td>
<td>ON Semiconductor</td>
<td>MMSZ22T1G</td>
</tr>
<tr>
<td>29</td>
<td>4</td>
<td>VR1, VR2, VR3, VR4</td>
<td>Vrms=275, VDCmax=350V, Wmax=155J</td>
<td>275 Vac Metal Oxide Varistor, TH series 14, 16.5mm X 4.5mm</td>
<td>Wurth Elektronik</td>
<td>820442711E</td>
</tr>
<tr>
<td>30</td>
<td>1</td>
<td>Q1</td>
<td>BC807, 45, 0.5, HFE 30</td>
<td>pnp Bipolar Transistor, SOT23</td>
<td>ON Semiconductor</td>
<td>BC807-40LT3G</td>
</tr>
<tr>
<td>31</td>
<td>8</td>
<td>D1, D2, D3, D4, D5, D6, D7, D8</td>
<td>RGP02-20E-E3/54, 1800V</td>
<td>High Voltage Rectifier Diode, TH Axial, Body 5.2 x 2.7</td>
<td>Vishay</td>
<td>RGP02-20-E3/54</td>
</tr>
<tr>
<td>32</td>
<td>1</td>
<td>D9</td>
<td>-</td>
<td>Rectifier Diode, SMA</td>
<td>ON Semiconductor</td>
<td>MRA4007T3G</td>
</tr>
<tr>
<td>33</td>
<td>1</td>
<td>D10</td>
<td>150 V, 1 A</td>
<td>Schottky Diode, SMA</td>
<td>ST</td>
<td>STPS1150A</td>
</tr>
<tr>
<td>34</td>
<td>1</td>
<td>D12</td>
<td>200 V, 10 A</td>
<td>Schottky Diode, SMA</td>
<td>ST</td>
<td>STPS2200UF</td>
</tr>
<tr>
<td>35</td>
<td>1</td>
<td>D13</td>
<td>100 V, 1 A</td>
<td>Schottky Diode, SMA</td>
<td>ST</td>
<td>STPS1H100A</td>
</tr>
<tr>
<td>36</td>
<td>1</td>
<td>IC1</td>
<td>1050 V</td>
<td>SMPS IC</td>
<td>ST</td>
<td>VIPER267KDTR</td>
</tr>
<tr>
<td>37</td>
<td>2</td>
<td>M1</td>
<td>M.4 TH</td>
<td>2-way terminal block</td>
<td>Phoenix Contact</td>
<td>1706785</td>
</tr>
<tr>
<td>38</td>
<td>1</td>
<td>M2</td>
<td>M.3 TH</td>
<td>3-way terminal block</td>
<td>Phoenix Contact</td>
<td>1725669</td>
</tr>
<tr>
<td>39</td>
<td>4</td>
<td>H1, H2, H3, H4</td>
<td>9.5 mm</td>
<td>Hex spacers</td>
<td>Richco</td>
<td>HS 4 3</td>
</tr>
</tbody>
</table>
1.3 Transformer

Table 3. Transformer characteristics

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Wurth Elektonik</th>
</tr>
</thead>
<tbody>
<tr>
<td>Part number</td>
<td>750318135</td>
</tr>
<tr>
<td>Core</td>
<td>E16</td>
</tr>
<tr>
<td>Primary Inductance</td>
<td>1.5 mH ±10%</td>
</tr>
<tr>
<td>Saturation current</td>
<td>950 mA (20% roll-off from initial)</td>
</tr>
<tr>
<td>Leakage inductance</td>
<td>100 µH typ., 200 µH max.</td>
</tr>
<tr>
<td>Primary-to-auxiliary turns ratio</td>
<td>5.03 ±1%</td>
</tr>
<tr>
<td>Primary-to-sec1 turns ratio</td>
<td>10.94 ±1%</td>
</tr>
<tr>
<td>Primary-to- sec2 turns ratio</td>
<td>10.94 ±1%</td>
</tr>
</tbody>
</table>

Figure 4. Dimensional drawing, pin placement (distances, bottom view) and electrical diagrams

Figure 5. Dimensional drawing and pin placement diagram (bottom, side and top view)
2 Circuit description

2.1 Input stage and filtering

The input stage is designed for the power supply to sustain operation at up to 500 V\textsubscript{AC}. It consists of three fuses (F1, F2 and F3) implemented to prevent catastrophic failure and two input NTCs to limit the inrush current of the capacitors during startup and to protect the three-phase bridge rectifier (BR). The total required resistance of the NTC is divided into two for safe operation of the NTC components without exceeding the allowed voltage rating across them.

The total bulk capacitance consists of two capacitors in series for a total voltage rating above the maximum operating rectified input voltage (730 V\textsubscript{DC} approx.); resistors R5 to R8 ensure equal voltage sharing between the capacitors.

Special care has been placed on filtering conducted converter noise to render powerline communication less sensitive to the switching power supply. Both differential and common mode filters have been implemented.

2.2 Snubber network

A low cost RCD (R9-C5-D9) clamp is implemented for the snubber network to limit the leakage inductance voltage spike by dissipating the associated energy during MOSFET turn-off to ensure reliable power supply operation.

The 1050 V\textsubscript{DSS} voltage of the VIPER26K means that further protection against input overvoltage using a parallel transil diode is not required.

The adoption of this low-cost clamp configuration helps to improve EMC performance through smooth drain voltage ringing slopes, and the absence of the transil eliminates a loop that could degrade EMI performance.

RELATED LINKS
Appendix B Effect of output LC post filter stage in flyback converters on page 20

2.3 HV converter

The core of the power supply is the VIPER267KDTR offline high-voltage converter with 1050 V avalanche-rugged power section with a maximum R\textsubscript{DS(on)} ≤ 8.5 Ω, and a current-mode 60 kHz fixed frequency PWM controller.

The device includes several features which considerably reduce the overall BoM cost and improve system reliability.

Control is achieved by adjusting the voltage on COMP pin, which transfers the output voltage information via the optocoupler. Capacitor C7 connected across the pin is used for appropriate loop compensation.

During normal operation, the V\textsubscript{DD} pin is powered by the output of the auxiliary winding of the transformer, which is rectified by diode D10 and capacitor C8. Resistor R4 is used to filter the auxiliary spikes at turn-off, and limit voltage fluctuation on the pin. Capacitor C19 is used to filter any narrow voltage spikes entering the V\textsubscript{DD} pin. A clamp network consisting of R22 and Dz1 is connected across the V\textsubscript{DD} pin to avoid transient voltages exceeding the absolute maximum rating of the pin.

2.4 Output stage

The secondary of the transformer is designed for a two-output option: the secondary windings are wound using a stack arrangement to improve the cross regulation of the non-regulated output.

The first secondary signal is rectified by diode D12 and filtered by output capacitor C13, and is designed to allow sufficient AC ripple capability to avoid component overheating. The L6-C14 post filter is used to further reduce the residual output ripple, while capacitors C15 and C21 further reduce the output switching noise.

The other secondary signal is rectified by diode D13 and capacitor C11.

The output voltage is sensed by voltage divider R12 and R13 and compared with the internal 3.3 V reference of the integrated error amplifier; its output is then converted via the internal OTA into a current control signal for the primary PWM IC.
3 Performance data

3.1 Output voltage characteristics

The line and load regulation of the board is measured at the PCB output connectors for both 115 V\textsubscript{AC} and 230 V\textsubscript{AC}.

**Figure 6. Line regulation at different loads**

**Figure 7. Load regulation at 115 V\textsubscript{AC} and 230 V\textsubscript{AC}**
3.2 Efficiency and light load measurements

The efficiency and the light load consumption of the converter are measured at nominal input voltages (115 V\textsubscript{AC} and 230 V\textsubscript{AC}).

<table>
<thead>
<tr>
<th>Output condition</th>
<th>Efficiency</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>115 V\textsubscript{AC}</td>
</tr>
<tr>
<td>12 V at 700 mA / 6 V at 200 mA</td>
<td>77.15%</td>
</tr>
<tr>
<td>12 V at 1000 mA / 6 V at 200 mA</td>
<td>72.37%</td>
</tr>
</tbody>
</table>
4 Typical waveforms

In TX mode, the load on output 1 changes from 10 to 1000 mA with a 1-Hz repetition rate and 70% duty cycle. Output 2 is loaded at typical values (200 mA).

During PLM operation, it is important that the output voltage remains regulated within specification limits to ensure correct operation of the PLM power amplifier (see Figure 8 and Figure 9). The output voltage is quite stable and clean with no abnormal oscillation during load changes and the steady-state values are within specification by very good margins.

**Figure 8. Output voltage and current at 115 V\textsubscript{AC} (single phase connection)**

**Figure 9. Output voltage and current at 230 V\textsubscript{AC} (single phase connection)**

The drain voltage and the drain current waveforms are reported for the two nominal input voltages and for 500V\textsubscript{AC} (see Figure 10 to Figure 12).
Figure 10. Drain voltage and drain current at 115 VAC (single phase connection)

Ch1 = 50 V/div  
Ch4 = 100 mA/div  
M = 10 μs/div

Figure 11. Drain voltage and drain current at 230 VAC (single phase connection)

Ch1 = 100 V/div  
Ch4 = 100 mA/div  
M = 10 μs/div
The output voltage ripple at 12 V output at nominal input voltage and full load is also measured (see Figure 13). It must be very low in order to ensure appropriate sensitivity during PLM operation. The measured value is extremely low at around 0.1% of the nominal output voltage.
5 Noise measurements

The pre-compliance tests for conducted noise emissions as per EN55022 (Class B) European normative were performed using a Quasi-Peak detector and an Average detector of the conducted art nominal mains voltage, and compared with the associated limits. Figure 14 and Figure 15 show that the measured results are well within their respective limits by a very good margin.

**Figure 14. LINE conducted disturbance**

**Figure 15. NEUTRAL conducted disturbance**
6 Conclusion

We tested our double output isolated PSR flyback converter design based on the VIPER267KDTR, and we demonstrated that the input filter setup, its compliance with the European standards for smart metering and PLC applications, as well as for Electromagnetic compatibility, and the overall performance of the board render it suitable for use in Smart Meter and PLC systems.
Appendix A CCM flyback converter transfer function

The control-to-output transfer function of the flyback converter in CCM, $G_{vc}(s)$, is given by the approximation:

$$G_{vc}(s) \approx H_0 \cdot \frac{1 + \frac{s}{\omega_{Z1}}} {1 + \frac{s}{\omega_{P1}}}$$

(1)

Gain, poles and zero are defined below:

$$H_0 = \frac{n \cdot R_O}{H_{COMP}} \cdot \frac{1 - D}{1 + D}$$

(2)

$$\omega_{Z1} = \frac{1}{RC \cdot C_O}$$

(3)

$$\omega_{Z2} = \frac{n^2 \cdot (1 - D)^2 \cdot R_O}{D \cdot L}$$

(4)

$$\omega_{P1} = \frac{1 + D}{R_O \cdot C_O}$$

(5)

A.1 CCM flyback type-2 compensator design

To compensate the CCM flyback, we use a type-2 compensator featuring the integrator effect that provides high DC gain to minimize static error, as well as a pole-zero pair to boost the phase according to the phase margin target.

The compensator is determined using a manual pole-zero placement technique in which the zero is placed in the vicinity of the power stage dominant pole to cancel its effect and the pole position is adjusted to achieve the required phase margin.

Follow the procedure below to design compensation with a type 2 compensator:

Step 1. Select the crossover frequency $f_C$ and the phase margin $\phi_m$:

For CCM flyback, the crossover frequency must be selected as low as possible with respect to the RHP zero $\omega_{Z2}$ in order to limit the phase degradation that it introduces.

As a general rule, you should set $f_C$ to below 20% of the RHP zero.

Step 2. Evaluate the gain and phase of the plant at crossover frequency:

$$G_{vc}(f_C) = |G_{vc}(2 \cdot \pi \cdot f_C)|$$

$$\Phi_{vc}(f_C) = \arg[G_{vc}(2 \cdot \pi \cdot f_C)]$$

(6)

(7)

Step 3. Design the compensator to have following gain and phase (at $f_C$):

The compensated open-loop gain must attain unit gain at $f_C$, with the required phase margin.

$$G_c(f_C) = |G_c(2 \cdot \pi \cdot f_C)| = \frac{1}{G_{vc}(f_C)}$$

$$\Phi_c(f_C) = \arg[G_c(2 \cdot \pi \cdot f_C)] = 90 - 180 + \phi_m - \Phi_{vc}(f_C)$$

(8)

(9)

Step 4. Cancel the pole of the plant $f_P(p)$ by placing the zero of the compensator $f_{Z(c)}$ in the neighborhood ($a = 1$ to 5):

$$f_{Z(c)} = \frac{\omega_{Z2}}{2 \cdot \pi} = a \cdot f_P(p)$$

(10)

Step 5. Place the pole of the compensator to boost the phase and to obtain the desired phase margin:

$$f_{P(c)} = \frac{f_C}{\tan \left[ \tan^{-1} \left( \frac{f_C}{f_{Z(c)}} - \Phi_c(f_C) \right) \right]}$$

(11)
AN5375

CCM flyback converter transfer function

Step 6. Calculate the gain $G_{co}$:

$$G_{co} = G_c(f_C) \cdot \frac{\omega_C \cdot \left(1 + \left(\frac{f_C}{f_p(C)}\right)^2\right)}{1 + \left(\frac{f_C}{f_Z(C)}\right)^2}$$  \hspace{1cm} (12)

$G_c(s)$ is thus determined.

A.2 Compensator implementation

Figure 16 shows the complete schematic arrangement for the type-2 error amplifier in secondary side regulation (SSR). The resistors $R_1$ and $R_2$ are used to define the output voltage setpoint. The resistor $R_{OPTO}$ is used to bias the emitter, while the resistor $R_{BIAS}$ is used to provide the minimum biasing current to the reference voltage IC. The capacitors $C_1$ and $C_{FB}$ are used for the compensation, even if the other components also affect the overall compensator transfer function.

![Figure 16. Secondary feedback implementation using secondary reference voltage and optocoupler](image)

The transfer function of the compensator can be expressed as:

$$G_C(s) = \frac{CTR \cdot R_{FB} \cdot \frac{1}{s \cdot R_1 \cdot C_{OPTO}}}{1 + s \cdot R_{FB} \cdot (G_{FB} + G_{OPTO})}$$  \hspace{1cm} (13)

In the equation, capacitor $C_{OPTO}$ is the intrinsic capacitor across the collector that introduces a pole in the transfer function and limits the frequency response. As this pole becomes part of the controller transfer function, specific test measurements are required to determine the correct value as close as possible to the real operating conditions of the selected optocoupler.

Component selection is based on the procedure shown below.

Step 1. First calculate the value of the resistor $R_{BIAS}$.

The purpose of this resistor is to provide the minimum bias current to the reference IC necessary for correct operation. Considering that the forward voltage of the opto-diode is almost constant (typically $\approx 1$ V), the value of $R_{BIAS}$ is simply given by:

$$R_{BIAS} \leq \frac{V_F}{I_{BIAS}}$$  \hspace{1cm} (14)
Step 2. The next step is the selection of $R_1$. The value must be high enough to minimize the residual losses across the output, but low enough to ensure that the input current of the REF pin of the reference IC is negligible compared with the current across $R_1$ itself: a general rule is to set the current across $R_1$ 30 to 50 higher than the REF input current.

Step 3. Select resistor $R_2$ to define the output voltage set-point:

$$R_2 = R_1 \cdot \frac{V_{REF}}{V_{OUT} - V_{REF}} \tag{15}$$

Step 4. Calculate the value of capacitor $C_1$ to fix the zero $f_{Z(c)}$:

$$C_1 = \frac{1}{2\pi \cdot R_1 \cdot f_{Zc}} \tag{16}$$

Step 5. Set the value of $R_{OPTO}$ to fix the mid-band gain $G_{co}$:

$$R_{OPTO} = \frac{CTR \cdot R_{FB}}{G_{co}} \tag{17}$$

Step 6. Check that $R_{OPTO}$ satisfies the following equation:

This is to ensure the minimum current through the optodiode to properly drive the FB pin with the current $I_{FB}$, ensuring the full dynamic of the pin.

$$R_{OPTO} \leq \frac{V_{OUT} - V_F - V_{REF}}{\frac{I_{FB}}{CTR} + \frac{V_F}{R_{BIAS}}} \tag{18}$$

Step 7. Set the value of $C_{FB}$ to fix the proper phase boost of the compensator:

$$C_{FB} = \frac{1}{2\pi \cdot R_{FB} \cdot f_{PC} - C_{OPTO}} \tag{19}$$

The design of $G_C(s)$ is now ready.

A.3 Compensator implementation of PSR

A type-2 compensator with OTA is used for PSR, as shown in the following figure.

Figure 17. Type 2 compensator with OTA

![Type 2 compensator with OTA](image)

The transfer function of the compensator can be expressed as:
The terms $C_{EA}$ and $R_{EA}$ are the output capacitance and the output resistance of the error amplifier, which are 400 pF and 1.1 MΩ respectively in the Viper26K.

The first component to be chosen is the resistor $R_1$, which must be high enough to render the current offset entering the inverting pin negligible, but low enough so that other compensation components are not too large. Resistor $R_2$ is fixed to set the DC operating point of the loop. Both $R_1$ and $R_2$ play a role in the definition of the gain of the compensator.

The remaining components can be calculated.

\[
C_1 = \frac{f_{Z1}}{f_{P1}} \cdot \frac{R_2 \cdot g_m}{v_{co} \cdot (R_1 + R_2)} - C_{EA} \tag{21}
\]

\[
C_2 = \frac{R_2 \cdot g_m}{v_{co} \cdot (R_1 + R_2)} - (C_1 + C_{EA}) \tag{22}
\]

\[
R_3 = \frac{1}{2\pi \cdot f_{Z1} \cdot C_2} \tag{23}
\]

\[
G_C(s) = \frac{N_{Aux}}{N_{Sec}} \cdot \frac{R_{EA} \cdot R_2 \cdot g_m}{R_1 + R_2} \cdot \frac{1 + s \cdot R_3 \cdot C_2}{\left[1 + s \cdot R_3 \cdot (C_1 + C_{EA})\right]} \tag{20}
\]
Appendix B  Effect of output LC post filter stage in flyback converters

Large capacitors are usually used in flyback converters to build the output filter, and it is important to factor in the RMS ripple rating and the parasitic resistance ESR when determining the size of the capacitor to satisfy the output ripple specification.

When the requirement of the ripple is very tight, a simple low cost LC filter can be used to attenuate the ripple to the desired level instead of using a large number of capacitors that increase the cost.

![Figure 18. Output LC post filter for ripple reduction](image)

Although this solution is very simple and cost effective, it changes the behavior of the plant and extra care must be placed to deal with the compensation design.

Assuming that $C_O$ is much larger than $C_F$, the total transfer function of the plant in presence of the LC filter can be expressed as:

$$G'_{vc}(s) = G_{vc}(s) \cdot \frac{1 + \frac{s}{\omega_F}}{1 + \frac{s}{\omega_F \cdot Q_F} + \left(\frac{s}{\omega_F}\right)^2}$$

Where:

$$\omega_F = \frac{1}{\sqrt{L_F \cdot C_F}}$$

$$Q_F = \frac{1}{\frac{1}{R_O} \cdot \sqrt{\frac{L_F}{C_F} + (R_F + R_C) \cdot \frac{L_F}{C_F}}}$$

Where $G_{vc}(s)$ is the transfer function of the plant without the filter, given in Eq. (1).

The presence of the LC output post filter introduces a further zero and a pair of poles in the transfer function. This causes a peak at frequency $\omega_F/2\pi$ to appear in the amplitude diagram and a sudden 180° reduction of the phase to occur at the same frequency. Therefore, when you use an LC post filter, it is necessary to design its resonance frequency well above the crossover frequency to keep the resonance peak outside the converter band and to avoid eroding the phase margin or going as far as making the system unstable.

In our board, the LC filter is designed to have the pole pair at frequency $f_F = 8.76\text{kHz}$, with a quality factor equal to $Q_F = 0.801$, ensuring negligible phase margin erosion at the crossover frequency.

#### RELATED LINKS

2.2  Snubber network on page 8
Appendix C Layout guidelines and design recommendations

An appropriate PCB layout is essential for the correct operation of any switch-mode converter. It ensures the delivery of clean signals to the IC and higher immunity to external and switching noise, as well as reducing radiated and conducted electromagnetic interference, all of which help a given solution satisfy EMC requirements.

Below are some general concepts to keep in mind when designing SMPS circuit layouts.

Separate signal and power tracks:
- Traces carrying signal currents should generally be run at a distance from other tracks carrying pulsed currents or with rapidly changing voltages.
- Signal ground traces should be connected to the IC signal ground, GND, using a single "star point", placed close to the IC.
- Power ground traces should be connected to the IC power ground, GND.
- The compensation network should be connected to the COMP, maintaining the trace to GND as short as possible.
- In two-layer PCBs, it is a good practice to route signal traces on one PCB side and power traces on the other side.

Filter sensitive pins and crucial points on the circuit:
- A small high-frequency bypass capacitor to GND might be useful to get a clean bias voltage for the signal part of the IC and protect the IC itself during EFT/ESD tests.
- A low ESL ceramic capacitor (a few hundred pF up to 0.1 µF) should be connected across VCC and GND, placed as close as possible to the IC.
- With flyback topologies, when the auxiliary winding is used, it is suggested to connect the VCC capacitor on the auxiliary return and then to the main GND using a single track.

Keep power loops as confined as possible:
- Minimize the area circumscribed by current loops where highly pulsed currents flow in order to reduce its parasitic self-inductance and the radiated electromagnetic field; this will greatly reduce the electromagnetic interferences produced by the power supply during the switching.
- In a flyback converter the most critical loops are:
  - The one with the input bulk capacitor, the power switch and the power transformer
  - the one with the snubber.
  - the one with the secondary winding, the output rectifier and the output capacitor.
- In a buck converter the most critical loop is:
  - The one with the input bulk capacitor, the power switch, the power inductor, the output capacitor and the free-wheeling diode.

Reduce line lengths as any wire will act as an antenna:
- With the very short rise times exhibited by EFT pulses, any antenna has the capability of receiving high voltage spikes. Shorter lines reduce the level of radiated energy received and lower the spikes resulting from electrostatic discharges. This will also keep both resistive and inductive effects to a minimum.
- All traces carrying high currents, especially if pulsed (tracks of the power loops), should be as short and wide as possible.

Optimize track routing:
- as levels of pickup from static discharges are likely to be greater closer to the extremities of the board, it is wise to keep any sensitive lines away from these areas.
- Input and output lines will often need to reach the PCB edge at some stage, but they can be routed away from the edge as soon as possible where applicable.
- Since vias are considered inductive elements, they should be kept to a minimum in signal paths and avoided in power paths.

Improve thermal dissipation:
- An adequate copper area must be provided under the DRAIN pins to dissipate heat
- It is not recommended to place large copper areas on the GND.

Finally, in order to improve immunity against fast transient and capacitive noise injection, since pin number 4 is mechanically connected to the controller die pad of the frame, it is highly recommended to connect it to GND.
Figure 19. Recommended routing of flyback converter
Revision history

Table 5. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>20-Sep-2019</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
## Contents

1 Features and specifications ........................................................ 2  
  1.1 Schematic diagrams ............................................................ 3  
  1.2 Bill of materials ................................................................ 5  
  1.3 Transformer .................................................................... 6  

2 Circuit description ................................................................. 8  
  2.1 Input stage and filtering ......................................................... 8  
  2.2 Snubber network ............................................................... 8  
  2.3 HV converter ................................................................ 8  
  2.4 Output stage ................................................................ 8  

3 Performance data .................................................................. 9  
  3.1 Output voltage characteristics .................................................... 9  
  3.2 Efficiency and light load measurements........................................... 10  

4 Typical waveforms................................................................ 11  

5 Noise measurements ............................................................. 14  

6 Conclusion ....................................................................... 15  

Appendix A CCM flyback converter transfer function ................................. 16  
  A.1 CCM flyback type-2 compensator design .............................. 16  
  A.2 Compensator implementation .................................................. 17  
  A.3 Compensator implementation of PSR ........................................... 18  

Appendix B Effect of output LC post filter stage in flyback converters........ 20  

Appendix C Layout guidelines and design recommendations ......................... 21  

Revision history ....................................................................... 23
List of figures

Figure 1. STEVAL-VP26K03F evaluation board top ................................................. 1
Figure 2. STEVAL-VP26K03F schematic - input section .............................................. 3
Figure 3. STEVAL-VP26K03F schematic - converter section ........................................... 4
Figure 4. Dimensional drawing, pin placement (distances, bottom view) and electrical diagrams ................................................................. 7
Figure 5. Dimensional drawing and pin placement diagram (bottom, side and top view) ................................................................................. 7
Figure 6. Line regulation at different loads ..................................................................... 9
Figure 7. Load regulation at 115 V<sub>AC</sub> and 230 V<sub>AC</sub> ........................................ 9
Figure 8. Output voltage and current at 115 V<sub>AC</sub> (single phase connection) .................. 11
Figure 9. Output voltage and current at 230 V<sub>AC</sub> (single phase connection) .................. 11
Figure 10. Drain voltage and drain current at 115 V<sub>AC</sub> (single phase connection) ........... 12
Figure 11. Drain voltage and drain current at 230 V<sub>AC</sub> (single phase connection) ........... 12
Figure 12. Drain voltage and drain current at 500 V<sub>AC</sub> (single phase connection) ............ 13
Figure 13. Low frequency ripple at 230 V<sub>AC</sub> (single phase connection) ....................... 13
Figure 14. LINE conducted disturbance ........................................................................ 14
Figure 15. NEUTRAL conducted disturbance ................................................................... 14
Figure 16. Secondary feedback implementation using secondary reference voltage and optocoupler ................................................................. 17
Figure 17. Type 2 compensator with OTA ...................................................................... 18
Figure 18. Output LC post filter for ripple reduction ...................................................... 20
Figure 19. Recommended routing of flyback converter .................................................... 22
## List of tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1</td>
<td>STEVAL-VP26K03F electrical specifications</td>
<td>2</td>
</tr>
<tr>
<td>Table 2</td>
<td>STEVAL-VP26K03F bill of materials</td>
<td>5</td>
</tr>
<tr>
<td>Table 3</td>
<td>Transformer characteristics</td>
<td>7</td>
</tr>
<tr>
<td>Table 4</td>
<td>Efficiency at typical and maximum loads</td>
<td>10</td>
</tr>
<tr>
<td>Table 5</td>
<td>Document revision history</td>
<td>23</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved