Introduction

L9001 is a highly configurable device which can easily fit in several applications with a limited number of external components. The device has many features that can be used to fulfill different application requirements. The purpose of this document is to describe these features in order to simplify the IC integration in what are considered to be the typical scenarios. Furthermore, application considerations are explained for the behaviour of the IC outside of the operative range described in the datasheet. As a reference the L9001 demo board will be used when needed.
The L9001 is a power management device targeting various automotive applications. This device contains three voltage regulators: VDD1, VDD2 and ADCLDO.

VDD1 is an asynchronous switch mode power supply with integrated FET and can be used as a pre-regulator for VDD2 regulator and/or to supply external devices (µC, transceiver, sensors, …). The regulated voltage can be configured to 3.3 V / 5 V or 6 V by a proper connection of CONF3 input pin. Current capability is up to 1 A, and the device provides an internal peak current limitation as protection. In addition VDD1 output voltage is monitored through VR1 pin and if the voltage goes outside the specified range, RSTN1 output is asserted low; when the fault disappears the output is released after the specified hold time.

VDD2 is a configurable power supply with integrated FET that can be used as BUCK regulator (also referenced as BUCK2 in this case) or as LDO regulator (also referenced as LDO2 in this case) to supply µC or µC core. In fact the regulated voltage is highly configurable and can be adjusted between 0.8 V and 5V by proper sizing of external divider on FB2 input pin. The BUCK/LDO choice is made instead with proper connection of CONF2 input pin. Current capability is up to 1A in BUCK mode and 300 mA in LDO mode and device provides an internal limitation according to the chosen option (BUCK / LDO). In addition VDD2 output voltage is monitored through FB2 pin and if the voltage goes outside of the specified range, RSTN2 output is asserted low; when the fault disappears the output is released after the specified hold time.

ADCLDO is a LDO power supply with integrated FET which can be used for external loads with low current demand. The regulated voltage can be configured to 3.3 V / 5 V by proper connection of CONF1 input pin. Current capability is up to 100 mA, and the device provides an internal current limitation as protection. In addition ADCLDO output voltage is monitored through VADC pin and if the voltage goes outside of the specified range, ADCMON output is asserted low; when the fault disappears the output is released after the specified hold time.

In addition to the described protection features of current limit and output voltage monitor, the device provides additional supervision and diagnosis functions: VS UV/OV, over temperature, watchdog and latch mode.

Device internal temperature is also monitored: when temperature increases over the specified threshold, the device enters a so called safe mode in which output voltages are switched off.

The device has also a charge pump block which is used to ensure proper regulators functionality inside spec limits; undervoltage on CP also triggers device safe state.

The device integrates a watchdog functional block which constantly monitors the status of the microcontroller’s oscillator. This is done by checking the synchronization of the microcontroller with an internal time signal whose period is configured by applying a specific capacitor at the input WDT. If the microcontroller signal, which is transmitted to the watchdog via the pin WDI, is not serving the watchdog correctly, the output pin WDO is asserted low for the specified time.

L9001 provides a feature, the so called latch state, to disable the system in case a systematic fault is repetitively detected on a charge pump structure, watchdog or thermal event. The separate fail counters and detection mechanism are explained in the device datasheet.

For low power applications the L9001 provides a LOW POWER-mode feature which drastically reduces the device power consumption while the attached loads are still supplied via bypass LDOs. This mode can be entered with STBY pin to high level as described in the dedicated section of this document. Load current is monitored in this mode and the main regulators will be automatically re-enabled in case of need.
The L9001 provides several configurable blocks in order to fit many application scenarios. The application diagram below refers to the case when both VDD1 and VDD2 regulators are used and VDD2 is configured as BUCK; so in this configuration CONF2 is fixed to GND but it's still possible to modify CONF1 and CONF3. In addition, VDDIO input needs to be connected to VDD1 or VDD2 output depending on the I/O voltage. Note that CONFx must be connected to VS after protection diode.

For details about configuration please refer to L9001 Datasheet and the dedicated section in this document.

**Figure 1. L9001 Application configurability**

As reference the demo board will be used.
Figure 2. L9001 Demo board
3 Functions description

3.1 Regulators

3.1.1 Power up/down sequences

L9001 is a very flexible power supply and, in order to give information about different applications, in this paragraph the power up and power down sequence will be described for different configurations, load conditions and setup.

For details about the configuration see the dedicated paragraphs.

- **HW_b**
  - Vdd1 = 5 V, vdd2 = 3.3 V as LDO2, VADC = 3.3 V
- **HW_e**
  - Vdd1 disabled; vdd2 = 3.3 V as LDO2, VADC = 5 V
- **HW_c**
  - Vdd1 = 5 V, vdd2 disabled, VADC = 3.3 V

Load conditions:

- No load
- Load
  - for VDD1 = 5 V: 416 mA (12nΩ, 1.75W)
  - for VDD2 = 3.3 V LDO: 275 mA
  - for VADC = 3.3 V: 33 mA
  - for VADC = 5 V: 50 mA

Setup:

- WAKE and VS separated: VS = 12 V, WAKE forced on (5 V) and off
- WAKE and VS connected together (a) with ramp up, ramp down at VBAT (VS is the protected one)

Note: (a) WAKE signal as digital input is also displayed in the scope pictures (threshold used for oscilloscope is 3.2 V unless shown along with the picture).

3.1.1.1 HW b

![Figure 3. Power sequence HW b, not loaded, VS=WAKE (th=3.1V), CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (1)](image)

![Figure 4. Power sequence HW b, not loaded, VS=WAKE (th=3.1V), CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (2)](image)
Figure 5. Power sequence HW b, loaded, VS=WAKE (th=3.1V), CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (1)

Figure 6. Power sequence HW b, loaded, VS=WAKE (th=3.1V), CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (2)

Figure 7. Power sequence HW b, not loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (1)

Figure 8. Power sequence HW b, not loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (2)

Figure 9. Power sequence HW b, loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (1)

Figure 10. Power sequence HW b, loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (2)
3.1.1.2 HW e

Figure 11. Power sequence HW e, loaded, WAKE and VS separated, CH1=VS, CH2=WAKE, CH3=VDD2, CH4=VADC (1)

Figure 12. Power sequence HW e, loaded, WAKE and VS separated, CH1=VS, CH2=WAKE, CH3=VDD2, CH4=VADC (2)

Figure 13. Power sequence HW e, loaded, WAKE = VS, CH1=VS (th = 3.1V), CH2=WAKE, CH3=VDD2, CH4=VADC (1)

Figure 14. Power sequence HW e, loaded, WAKE = VS, CH1=VS (th = 3.1V), CH2=WAKE, CH3=VDD2, CH4=VADC (2)
3.1.1.3 HW c

Figure 15. Power sequence HW c, loaded, WAKE = VS (th = 3.1V), CH1=VS, CH2=WAKE, CH3=VDD1, CH4=VADC (1)

Figure 16. Power sequence HW c, loaded, WAKE = VS (th = 3.1V), CH1=VS, CH2=WAKE, CH3=VDD1, CH4=VADC (2)

Figure 17. Power sequence HW c, loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=WAKE, CH4=VADC (1)

Figure 18. Power sequence HW c, loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=WAKE, CH4=VADC (2)

3.1.2 VDD1 regulator

3.1.2.1 Configuration

VDD1 regulator is an asynchronous buck voltage regulator with integrated MOS that can be used as pre-regulator for VDD2 or as direct MCU supply.

VDD1 regulator has in parallel a small bypass LDO regulator whose output is VR1; when output current goes below ILIM_BP1 the VDD1 output voltage increases as described in L9001 Datasheet.

In the next figure the application circuit with reference to application board snapshot is shown.
The regulator voltage can be selected as 3.3 V, 5 V or 6 V through the CONF3 input pin (see Table 1). When the regulator operates at 5 V or 6 V, and input voltage is under 6.5 V, the output voltage may decrease due to RDSon of the internal MOS (see line regulation graphs for more details). If the regulator is configured as 5 V, a sharp line transient outside of the operative range could create overshoot at the regulator output above 5.5 V (see transient line paragraph for more details). If the microcontroller cannot sustain these spikes, an external protection should be placed.
### Table 1. VDD1 configuration based on jumpers

<table>
<thead>
<tr>
<th>Name</th>
<th>Setup</th>
<th>Condition</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>J6-J5</td>
<td>open</td>
<td>VDD1 diode disconnected (allowed when VDD1 not used)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>closed</td>
<td>VDD1 diode connected</td>
<td></td>
</tr>
<tr>
<td>J9</td>
<td>P1 to P2</td>
<td>V2I connected to VS</td>
<td>VDD1 disabled</td>
</tr>
<tr>
<td></td>
<td>P2 to P3</td>
<td>V2I connected to output of VDD1</td>
<td>VDD1 enabled</td>
</tr>
<tr>
<td></td>
<td>OPEN</td>
<td>NOT ALLOWED</td>
<td></td>
</tr>
<tr>
<td>J24-J28</td>
<td>open</td>
<td>Inductor disconnected (allowed when VDD1 not used)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>closed</td>
<td>Inductor connected</td>
<td></td>
</tr>
<tr>
<td>J15</td>
<td>P1 to P2</td>
<td>CONF3 to GND</td>
<td>VDD1 set to 3.3 V or VDD1 disabled</td>
</tr>
<tr>
<td></td>
<td>P2 to P3</td>
<td>CONF3 to VS</td>
<td>VDD1 set to 6 V</td>
</tr>
<tr>
<td></td>
<td>OPEN</td>
<td>CONF3 open</td>
<td>VDD1 set to 5 V</td>
</tr>
</tbody>
</table>

VDD1 can be also completely disabled if not needed by directly shorting VR1 pin to VS and connecting CONF3 to GND while leaving RSTN1 floating; in this case VREG2 is powered by VS.

**Figure 20. Application diagram with VDD1 disabled and VDD2 configured as LDO**
3.1.2.2  Line

In this paragraph line regulation plots for VDD1 are shown for the different regulation options in the VS range from 5.5 V to 18 V.

Figure 21. VDD1 line regulation (1)

Figure 22. VDD1 line regulation (2)

Figure 23. VDD1 line regulation (3)
3.1.2.3 Load

Figure 24. VDD1 load regulation (1)

![VDD1 load regulation (1)](image1)

Figure 25. VDD1 load regulation (2)

![VDD1 load regulation (2)](image2)

Figure 26. VDD1 load regulation (3)

![VDD1 load regulation (3)](image3)

A detailed view of the load regulation in the range across ILIM_BYP is shown in the next figure.
3.1.2.4 Battery and load transient

3.1.2.4.1 Line

From datasheet, Line transient is specified inside the operating range (5.5 V < VS < 18 V).

It’s important to highlight here that, in case the application faces fast transient also outside of the above range, regulators output could have some overshoot also greater than 6.5 V (see the next figure for details).

If the regulator is used to directly power MCU, an external clamp must be used.

![Figure 28. Line transient outside operative range (VS : 4.2-> 12 V in 10 µs), CH1=VS, CH2=VDD1](image)

3.1.2.4.2 VDD1 load transient regulation

In this section typical response to load transient is shown when using external components recommended in the application diagram reported in the L9001 datasheet.

The load transition is specified in the datasheet for current greater than Ilim_bp1; in case the application requires transient in the full output current range, the regulator may have a slower response and the output voltage may significantly drop. In this case a possible solution would be to put an external fixed load \( R < \frac{V_{nom}}{I_{lim1}\_bp1(max)} \).

Otherwise it must be guaranteed at application level that when load transition happens the MCU is not reset and operation is not influenced by the output voltage change (IC reset could not be given anyway because of 200 µs typ filter time). For example, if current load is 1 A and then it decreases to 0 mA in 10 µs, the regulator output could exhibit an overshoot due to loop recovery and this could be eventually dangerous for the application. A proper action should be taken in order to maintain transient behaviour inside the required ranges.
To analyse performances of the regulator VDD1 a 2-steps current profile has been used. This kind of waveform simulates the typical wake up of a microcontroller.

The first current step (rise from 0 A to 50 mA in 10 µs) emulates the first phase of MCU waking up from sleep, where only a set of basic peripherals are switched on. The second step (from 50 mA to 400 mA) besides, takes into account the phase of the complete wake up occurred.

In the Figure 29 (VDD1 = 3.3 V, VS = 12 V, room temperature) it is reported the VDD1 transient load regulation in the case of Low Power disabled. The device is not entering in Low Power mode because the STBY pin is forced at low value. The same situation showed Figure 30 highlights the voltage drop on VDD1 on an increased scale (AC coupling mode). Besides, a case of IC exiting from low power mode is also reported: Figure 31 shows the case in which VDD1 is moving from Low Power to normal mode, because of the rising current profile applied (STBY pin was forced high).

As a result, for the application which needs to sustain sharp load transient across the whole working region the user may mount an additional cap on VDD1 output, whose value shall be trimmed in application based on the current profile needed during the transition sleep-normal mode.

**Figure 29. VDD1 transient load response**

**Figure 30. VDD1 transient load response CH4 in AC coupling**

**Figure 31. VDD1 transient load response when moving from Low Power to normal mode**
3.1.2.5 **Efficiency plots**

In this paragraph efficiency plots for VDD1 are shown for the different regulation options in the output current range from 50 mA to 1 A.

![Figure 32. Eff1 as function of load current, VDD1 = 3.3 V](image)

![Figure 33. Eff1 as function of load current, VDD1 = 5 V](image)

![Figure 34. Eff1 as function of load current, VDD1 = 6 V](image)

3.1.3 **VDD2 regulator**

VDD2 regulator is a BUCK/LDO configurable regulator with output voltage adjustable in a range 0.8 V to 5 V (3.3 V to 5 V in case of VR1 connection direct to VS)

3.1.3.1 **Configuration**

The BUCK or LDO mode is selected by CONF2 pin depending on jumper settings (see Figure 35. VDD2 external circuit and configuration selection)
Figure 35. VDD2 external circuit and configuration selection

Keep this loop short close to the pin.
Table 2. VDD2 configuration based on jumpers

<table>
<thead>
<tr>
<th>Name</th>
<th>Setup</th>
<th>Condition</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>J10–J12</td>
<td>open</td>
<td>VDD2 diode disconnected – LDO mode</td>
<td></td>
</tr>
<tr>
<td></td>
<td>closed</td>
<td>VDD2 diode connected – BUCK mode</td>
<td></td>
</tr>
<tr>
<td>J42</td>
<td>P1 to P2</td>
<td>CONF2 to GND</td>
<td>VDD2 set BUCK mode</td>
</tr>
<tr>
<td></td>
<td>P2 to P3</td>
<td>CONF2 to VS</td>
<td>VDD2 set to LDO mode</td>
</tr>
<tr>
<td></td>
<td>OPEN</td>
<td>NOT ALLOWED</td>
<td></td>
</tr>
<tr>
<td>J25–J29</td>
<td>Open</td>
<td>Inductor disconnected</td>
<td>VDD2 set to LDO mode</td>
</tr>
<tr>
<td></td>
<td>Close</td>
<td>Inductor connected</td>
<td>VDD2 set BUCK mode</td>
</tr>
<tr>
<td>J16–J20</td>
<td>Open</td>
<td>VDD2 not connected to V20</td>
<td>VDD2 set BUCK mode</td>
</tr>
<tr>
<td></td>
<td>Close</td>
<td>Inductor connected</td>
<td>VDD2 set BUCK mode</td>
</tr>
<tr>
<td>J11</td>
<td>P1 to P2</td>
<td>FB connected to VS through VR2+R4</td>
<td>VDD2 disabled</td>
</tr>
<tr>
<td></td>
<td>P2 to P3</td>
<td>VR2 connected to VDD2</td>
<td></td>
</tr>
</tbody>
</table>

The output voltage is selected by adjusting external divider on FB2 as shown in the equations below; for example on the Application Board the external feedback network values are chosen to generate a $V_{DD2} = V_{DD\_TGT}$ where $V_{DD\_TGT} = 1.2\, V$ or $V_{DD\_TGT} = 5\, V$ and $FB2 = 0.8\, V$.

Note: (b) The trimmer R5 can be adjusted to have 3.3 V output

\[ \text{CASE # 1 } \rightarrow V_{DD2} = \frac{R_4 + R_{14}}{R_{14}} \times FB2 \approx 5\, V \quad (1) \]

\[ \text{CASE # 2 } \rightarrow V_{DD2} = \frac{R_4 + R_{13}}{R_{13}} \times FB2 \approx 1.2\, V \quad (2) \]

It's important to note that the nominal voltage designed with this calculation will be the regulator output voltage at high load; for small current load (below the ILIM_BYP2), the regulator enters bypass mode and so output voltage is increased above the nominal designed value $V_{DD\_TGT}$ according to the $FB2\_byp$ parameter.

If the application requires a lower design value also at small load, the FB2 divider can be designed for example to regulate a value less than $V_{DD\_TGT}$ in order to compensate the drift at low current.

Figure 36. VREG2 Feedback divider options

![VREG2 Feedback divider options](image)
Table 3. VDD2 configuration based on jumpers J22, J26 and J30

<table>
<thead>
<tr>
<th>Name</th>
<th>Setup</th>
<th>Condition</th>
<th>Note</th>
</tr>
</thead>
<tbody>
<tr>
<td>J30</td>
<td>Open</td>
<td>VDD2 not connected to TRIM R5</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Closed</td>
<td>VDD2 connected to R5</td>
<td></td>
</tr>
<tr>
<td>J22</td>
<td>Open</td>
<td>VDD2 not connected to R13</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Close</td>
<td>VDD2 connected to R13 (1.2 V opt)</td>
<td></td>
</tr>
<tr>
<td>J26</td>
<td>P1 to P2</td>
<td>VDD2 not connected to R14</td>
<td></td>
</tr>
<tr>
<td></td>
<td>P2 to P3</td>
<td>VDD2 connected to R14 (5 V opt)</td>
<td></td>
</tr>
</tbody>
</table>

The regulator can also be disabled by shorting FB2 pin to VS. In this case the following setup is used at pin level:
- CONF2 = VS
- V20 = OPEN
- VR2 = OPEN
- FB2 = connected to VS (eventually w 10k pull up)
- RSTN2 = OPEN

Figure 37. Application diagram with VDD2 disabled
3.1.3.2  

**LDO output cap considerations**

The regulator provides a soft start circuit which is able to gradually increase the output voltage with a controlled slope whose maximum slew rate is reported on DS.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Test Condition</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>SS2</td>
<td>Soft start control</td>
<td>LDO (20%-80% of VR2)</td>
<td></td>
<td></td>
<td>10.5</td>
<td>V/ms</td>
</tr>
</tbody>
</table>

This parameter is intended for all values of VDD2 output voltages and so the maximum is referred to the 5 V nominal output voltage which is the worst case because of the fixed soft start time on FB2.

In the following table it’s shown the V/ms for various output voltage in linear mode:

<table>
<thead>
<tr>
<th>Nominal output voltage [V]</th>
<th>Max Slew rate [V/ms]</th>
<th>Avg Measured [V/ms]</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>10.5</td>
<td>8.5</td>
</tr>
<tr>
<td>3.3</td>
<td>8</td>
<td>5.5</td>
</tr>
<tr>
<td>1.2</td>
<td>3.5</td>
<td>1.9</td>
</tr>
</tbody>
</table>

If we assume capacitive load at startup, the regulator will increase its voltage linearly following the slew rate $SR_{Vo}$ and so output cap will be charged with a current $C_{out} \cdot SR_{Vo}$.

Increasing the output capacitor, the current requested to the regulator will increase and for a critical value of $C_{out}$, the regulator enters current limitation and slope is fixed to $I_{lim}/C_{out}$.

The drawback of increasing the $C_{out}$ beyond the critical value (LDO mode) is that when the output voltage reaches the nominal value, the loop is unbalanced and output cap is still charged above the nominal output voltage until it recovers.

Calculation of critical capacitor is shown in the next table for measured $I_{lim}$ of 0.35 A.

<table>
<thead>
<tr>
<th>Nominal output voltage [V]</th>
<th>Avg Measured [V/ms]</th>
<th>Critical Cap [µF]</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>8.5</td>
<td>41</td>
</tr>
<tr>
<td>3.3</td>
<td>5.5</td>
<td>63</td>
</tr>
<tr>
<td>1.2</td>
<td>1.9</td>
<td>184</td>
</tr>
</tbody>
</table>

For example in case of VDD2 = 3.3 V, a start-up with different capacitor values is shown.
3.1.3.3 Line

In this paragraph line regulation plots for VDD2 as BUCK2 are shown for the different regulation options (3.3 V and 5 V) in the VS range from 5 V to 18 V. As reference, also LDO at 3.3 V is shown.
3.1.3.4 Load

Figure 43. VDD2 LDO, line regulation

Figure 44. VDD2, BUCK load regulation (1)

Figure 45. VDD2, BUCK load regulation (2)
3.1.3.5 **Battery and load transient**

3.1.3.5.1 **Line**

In case VDD2 is attached directly to battery, line transient could be relevant; in this case it can be applied the same consideration as Section 3.1.2.2 Line.

3.1.3.5.2 **VDD2 load transient regulation**

For VDD2 regulator, the user shall take care of avoiding transient load condition to generate UV/UV that can be an issue for the microcontroller as described also for VDD1 regulator (see Section 3.1.2.4.2); in particular when low nominal voltage is used (1.2 V) high capacitance may be needed to reduce the eventual voltage drop.

Also for regulator VDD2 the two steps current profile has been used, according to the consideration reported in Section 3.1.2.4.2.

In the Figure 47 (VDD2 = 1.2 V, VS = 12 V, room temperature) it is reported the VDD2 transient load regulation in the case of Low Power disabled. The device is not entering in Low Power mode because the STBY pin is forced at low value. Moreover, the Figure 48 shows the case in which VDD2 is exiting from Low Power mode, during the rising current profile.
3.1.3.6  **Efficiency plots**

In this paragraph efficiency plots for VDD2 as BUCK2 are shown for the different regulation options (3.3 V and 5 V) in the output current range from 50 mA to 1 A.

![Figure 49. VDD2 = 5 V efficiency plot](image1)

![Figure 50. VDD2 = 5 V efficiency plot](image2)

In case VDD2 is used as linear regulator, power dissipation could be evaluated with the following equation (where VR1={VS,VDD1} depending on the connection):

\[ P_d = (V_{R1} - V_{DD2}) \times I_{DD2} \]

3.1.4  **ADCLDO**

L9001 offers functional configurability for VADC voltage through CONF1 device pin:

- CONF1 voltage connected to VS selects 5 V output
- CONF1 voltage connected to GND selects 3.3 V output

3.1.4.1  **Output cap considerations**

For ADCLDO it can be applied the same consideration as for LDO2.

For example if 10 µF are placed at the output in parallel to 1 µF as a stability capacitor, a small overshoot (about 60 mV) appears as depicted in Figure 51 (offset is placed on CH1).

![Figure 51. ADCLDO power up with 10 µF cap](image3)
3.1.4.2 **Disable workaround**

VADC reg cannot be disabled; if it’s not needed the following setup is used at pin level:

- \( VADC = \text{min external cap (1 µF)} \)
- \( \text{CONF1} = VS \) (eventually w 10k pull up)
- \( \text{ADCMON} = \text{OPEN} \)

3.2 **WD**

L9001 has a configurable watchdog with adjustable timing.

As soon as the reset of the active regulators is released and WD is enabled, the device opens a long window in which the watchdog must be served; if the WD is correctly served within this window (i.e. within the minimum time of the window duration), the device opens subsequent normal windows.

In order to serve the watchdog, WDI has to toggle from low state to high state within the expected window (see the below figure for details); if this is not accomplished, the device asserts WDO pin for \( t_{\text{WDO}} \) (16 ms typ).

\[
\begin{align*}
  t_{\text{low}} &> t_{\text{wdi}_l_{\text{max}}} \\
  t_{\text{high}} &> t_{\text{wdi}_h_{\text{max}}} 
\end{align*}
\]

**Figure 52. Watchdog time diagram**

![Watchdog time diagram](https://example.com/watchdog_diagram.png)

The window duration \( t_{\text{WDT}} \) can be set by external capacitance at pin WDT. This capacitor establishes both the normal window and the long window reference working point:

- Normal window duration = \( t_{\text{WDT}}(47 \text{ nF}) \times C_{\text{wdt}}/47 \text{ nF} \)
- Long window duration = 10 x Normal window duration

Besides, taking into account also the capacitor tolerance, the effective values \( t_{\text{WDT}}(C_{\text{wdt}}) \) and \( t_{\text{WDT},l_{w}}(C_{\text{wdt}}) \) are derived.

The following steps are required in order to calculate the generated windows:

1. Calculate \( t_{\text{WDT},RWP} \) i.e. the reference working point values (min, typ, max) using the formula:
   \[
   t_{\text{WDT},RWP}(C_{\text{wdt}}) = t_{\text{WDT}}(47 \text{ nF}) \times C_{\text{wdt}}/47 \text{ nF}
   \]
2. Extract \( t_{\text{WDT}} \) tolerance from \( C_{\text{wdt}} \) tolerance using **Figure 53**
3. Calculate \( t_{\text{WDT}} \) timings using the following relationship:
   \[
   \begin{align*}
   t_{\text{WDT},(\text{min})} &= t_{\text{WDT},RWP} \times (1-t_{\text{wdt},t_{\text{oll}}}) \\
   t_{\text{WDT},(\text{max})} &= t_{\text{WDT},RWP} \times (1+t_{\text{wdt},t_{\text{oll}}})
   \end{align*}
   \]

For example if a \( C_{\text{wdt}} = 4.7 \text{ nF} \) with 5% tolerance is placed on WDT pin:

1. \( t_{\text{WDT},RWP}(4.7 \text{ nF}) = 3.5 \text{ ms} | 4 \text{ ms} | 4.5 \text{ ms (min|typ|max)} \)
2. \( t_{\text{wdt},t_{\text{oll}}}(C_{\text{toll}} = 5\%) = 0.14 \) from **Figure 53**
3. the values in the **Table 7** and **Table 8** are derived

So in this example, at startup the microcontroller must be correctly initialized and able to serve the WD within 30 ms; after that, the WD must be served within the 3 ms window duration time.

The external capacitor must be chosen sufficiently high to allow that microcontroller could be initialized in order to correctly serve the long window within \( t_{\text{WDT},l_{w}} \) (min).
Table 7. Cwdt vs. t\textsubscript{WDT} duration time

<table>
<thead>
<tr>
<th>Cwdt = 4.7 nF ±5%</th>
<th>t\textsubscript{WDT} (min)</th>
<th>t\textsubscript{WDT} (typ)</th>
<th>t\textsubscript{WDT} (max)</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>3</td>
<td>4</td>
<td>5.2</td>
<td>ms</td>
</tr>
</tbody>
</table>

Table 8. Cwdt vs. t\textsubscript{WDT\_lw} duration time

<table>
<thead>
<tr>
<th>Cwdt = 4.7 nF ±5%</th>
<th>t\textsubscript{WDT_lw} (min)</th>
<th>t\textsubscript{WDT_lw} (typ)</th>
<th>t\textsubscript{WDT_lw} (max)</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>30</td>
<td>40</td>
<td>52</td>
<td>ms</td>
</tr>
</tbody>
</table>

Figure 53. t\textsubscript{WDT} tolerance

The WD can be disabled by entering FLASH mode and this means apply on WDT pin a voltage greater than 8 V (for example VS); in this case WDI must be connected to GND.

If WD is not needed even at low VS battery (i.e. VS = 5.5 V) and no other voltages are present in the application above 8 V, both the WDI and the WDT pin can be connected to GND.

There is a slight difference between the previous connection of WDT (to VS) and the connection to GND: while in the first case the device switches to FLASH mode where WD\_FC is permanently kept to 0, in the latter case, the device is still in ACTIVE mode but the WD counter and WD\_FC are freezed and so the watchdog doesn't affect the device operation.

3.3 Low power mode

L9001 is capable of operating in a reduced consumption mode, the so called Low power mode.

In this mode the current consumption is reduced to I\textsubscript{LPM} (see L9001 datasheet) considering only internal device consumption and excluding external load currents.

This value slightly changes with temperature and it’s given for both the regulators enabled; in case one regulator is disabled (VDD1 or VDD2) the consumption is reduced of few tens of µA.

In case the FB2 is loaded with an external divider to regulate an output voltage greater than 0.8 V on VDD2, an additional contribution needs to be considered:

\[
I_{LPM\_ext\_div} = VDD2 \times \frac{1}{R_4 + R_{14}}
\]  

(3)

As described in DS, STBY input must be high in order to enter LPM but, once the IC is in the LPM, it could be low because the device only monitors the output current in order to exit from LPM (see L9001 datasheet for details).

What is relevant here is that, as STBY input pin has an internal pull down, in case the STBY is kept to high level
during low power mode, an additional consumption of STBY_PD needs to be considered from VDDIO; in case VDDIO is connected to VDD1 or VDD2, this current must be considered as low power mode additional consumption from VS pin:

\[ I_{LPM_{STBY\_pd}} = STBY_{PD} \]  

(4)

For example, with HW b, the measured current in LPM is 165 µA with STBY = 0 @RT ≥ ILPM_extdiv = 33 µA as R5 = 24K in this case ≥ ILPM =132 µA which is in line with L9001 datasheet; with HW c instead a value of 115 µA is measured (with STBY = 0) and as no ext divider is connected this is the ILPM which is reduced of less than 20 µA respect to the case when both regulators are connected.

Figure 54 shows the behavior in entering and exiting the low power mode (D7 is used as waves time reference and for scope triggering) for configuration of VDD1 = 5 V, VDD2 = 1.2 V, VADC = 5 V, with no load applied on VDD1.

Table 9. Low power mode plot waves

<table>
<thead>
<tr>
<th>SCOPE ID</th>
<th>Name</th>
<th>Offset [V]</th>
<th>Position [0=center]</th>
</tr>
</thead>
<tbody>
<tr>
<td>CH1</td>
<td>VADC</td>
<td>0</td>
<td>-3</td>
</tr>
<tr>
<td>CH2</td>
<td>VDD1</td>
<td>4.5</td>
<td>-4</td>
</tr>
<tr>
<td>CH3</td>
<td>VDD2</td>
<td>0.9</td>
<td>-4</td>
</tr>
<tr>
<td>CH4</td>
<td>I(VDD2)</td>
<td>0</td>
<td>-3</td>
</tr>
<tr>
<td>D0</td>
<td>RSTN1</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>D1</td>
<td>RSTN2</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>D2</td>
<td>ADCMON</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>D3</td>
<td>TWN</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>D4</td>
<td>WDI</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>D5</td>
<td>WDO</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>D6</td>
<td>STBY</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Before triggering, STBY pin is high and the device is in LPM (VADC output is off) and load on VDD2 is below ICMP1_h threshold; after triggering, I(VDD2) rises above the threshold ICMP1_h and so, after a certain time (about 100 µs) the device wakes from LPM and so VADC is switched on; then even if the load returns below the ICMP1_l threshold, the device holds the active mode for a certain time (about 400 µs) in order to reject spurious active to low power mode transitions. Only after this safe time, the LPM is entered again.
It’s important to underline here that during the transition from LPM to ACTIVE mode the regulators need to switch from bypass to normal and so it must be ensured at application level that current slew rate is relatively slow until the output current is greater than \( I_{\text{lim,bypx}} \) (see paragraph Load for more information).

3.4 Latch mode

L9001 provides a feature, the so called latch state, to disable the system in case a systematic fault is repetitively detected on the charge pump structure, watchdog or thermal event. The separate fail counters and detection mechanism are explained in the device datasheet.

As example let’s see what happens when latch mode is entered after 4 WD failures; in this case the outputs are switched off and a new power up sequence by WAKE or VS is needed to reactivate the device.

**Note:** In the following figures VDDIO is connected to VDD1, \( \text{Cw}d\text{t} = 47 \text{ nF} \); RSTNx and ADCMON are driven low immediately as shown (VDD2 loaded with 12 Ohm, VDD1 not externally loaded); TWN is not active.

The device consumption from VS supply measured on application board for HW b is about 3 mA.

In this example watchdog is never given and it is visible the long window of 400 ms repeated for 4 times.

![Figure 55. Latch mode enter, CH1 = WAKE, CH2 = VDD1, CH3 = VDD2, CH4 = WDO (analog)](image)

![Figure 56. Latch mode enter, output behavior, CH1 = RSTN1, CH2 = VDD1, CH3 = VDD2, CH4 = RSTN2](image)

3.5 Diagnosis output

TWN and WDO are open drain outputs and so require an external pull up resistor to the voltage rail connected to VDDIO.

A value of typ 5 kΩ is recommended as pull up resistor.

Even if RSTN1, RSTN2 and ADCMON have an internal pull up to VDDIO, an external stronger 5 kΩ pull up to VDDIO could be placed if needed.
4 Note and suggestions on layout

4.1 PCB layout guide line

4.1.1 VDD1 regulator

Particular care should be put on the routing of the connection between the anode of the recirculation diode and, the terminal of the noise bypass capacitor to the ground.

The connection should be realized not through independent paths but following the rule showed in Figure 57.

**Figure 57. VDD1 buck regulator layout suggestions**

Particular care to this connection: capacitor and anode connected together then the net has to be connected towards GND.

4.1.2 VDD2 regulator

In order to have high flexibility, VDD2 has been implemented with an architecture compatible with both linear and buck configurations where the regulated voltage can be fully configurable through external feedback resistors, in (0.8-5 V) range; the following guidelines refer to buck configuration which is the most critical from the layout point of view; layout for linear case can be extrapolated as well.

In order to guarantee the performances reported in the datasheet for these regulators, particular attention should be paid on managing external components placement and path routing.

Particular care should be put on the routing of the connection among the anode of the recirculation diode, the terminal of the noise bypass capacitor and the ground. The connection should be realized not through independent paths but following the rule showed in Figure 58.

In order to improve EMC performances, the external components should be placed to make the area of the loop highlighted in orange as small as possible.

Being the value of the regulated voltage dependent on the voltage on FB2, any accidental coupling effect on this net strongly affects the behavior of the regulator output. For this reason, ST recommends a dedicated ground connection for the external voltage divider, and to shield towards GND the path which connects the FB2 to the middle point of the voltage divider. The connection towards ground should be realized following the rule showed below.
Figure 58. VDD2 buck regulator layout suggestions

Particular care to this connection: capacitor and anode or resistor connected together then the net has to be connected towards GND.

Caps as close as possible to voltage divider.

Dedicated ground connection for the external voltage divider, and to shield towards GND the path which connects the FB2 to the middle point of the voltage divider.

Noisy net: far away from sensitive ones.

Sense net: far away from noisy ones.

Shield towards GND.
A. Appendix

A.1 Test point list

Table 10. Test point list

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>TP1</td>
<td>ADCMON</td>
</tr>
<tr>
<td>TP2</td>
<td>RSTN1</td>
</tr>
<tr>
<td>TP3</td>
<td>RSTN2</td>
</tr>
<tr>
<td>TP4</td>
<td>VDDIO</td>
</tr>
<tr>
<td>TP5</td>
<td>CONF3</td>
</tr>
<tr>
<td>TP6</td>
<td>WAKE</td>
</tr>
<tr>
<td>TP7</td>
<td>SWB1</td>
</tr>
<tr>
<td>TP8</td>
<td>VS</td>
</tr>
<tr>
<td>TP9</td>
<td>CP</td>
</tr>
<tr>
<td>TP10</td>
<td>CP1</td>
</tr>
<tr>
<td>TP11</td>
<td>CP2</td>
</tr>
<tr>
<td>TP12</td>
<td>V2O</td>
</tr>
<tr>
<td>TP13</td>
<td>V2I</td>
</tr>
<tr>
<td>TP14</td>
<td>FB2</td>
</tr>
<tr>
<td>TP15</td>
<td>VDD2</td>
</tr>
<tr>
<td>TP16</td>
<td>CONF1</td>
</tr>
<tr>
<td>TP17</td>
<td>CONF2</td>
</tr>
<tr>
<td>TP18</td>
<td>VADC</td>
</tr>
<tr>
<td>TP19</td>
<td>TWN</td>
</tr>
<tr>
<td>TP20</td>
<td>WDI</td>
</tr>
<tr>
<td>TP21</td>
<td>STBY</td>
</tr>
<tr>
<td>TP22</td>
<td>WDT</td>
</tr>
<tr>
<td>TP23</td>
<td>WDO</td>
</tr>
<tr>
<td>TP24</td>
<td>GND</td>
</tr>
</tbody>
</table>

A.2 Reference documents

Table 11. Reference documents

<table>
<thead>
<tr>
<th>Document name</th>
<th>Reference document</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>L9001 Datasheet</td>
<td>L9001</td>
<td>-</td>
</tr>
<tr>
<td>ASD639A_R2 layout.pdf</td>
<td>The file is attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it.</td>
<td>R2</td>
</tr>
<tr>
<td>ASD616A_R2 L9396 DEMO BOARD Schematic_R2.pdf</td>
<td>The file is attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it.</td>
<td>R2</td>
</tr>
</tbody>
</table>
Revision history

Table 12. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>25-Jan-2019</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
## List of tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Table 1.</td>
<td>VDD1 configuration based on jumpers</td>
<td>10</td>
</tr>
<tr>
<td>Table 2.</td>
<td>VDD2 configuration based on jumpers</td>
<td>17</td>
</tr>
<tr>
<td>Table 3.</td>
<td>VDD2 configuration based on jumpers J22, J26 and J30</td>
<td>18</td>
</tr>
<tr>
<td>Table 4.</td>
<td>Soft start control</td>
<td>19</td>
</tr>
<tr>
<td>Table 5.</td>
<td>V/(\text{rms}) for various output voltage in linear mode</td>
<td>19</td>
</tr>
<tr>
<td>Table 6.</td>
<td>LDO2 critical cap</td>
<td>19</td>
</tr>
<tr>
<td>Table 7.</td>
<td>C\text{wdt} vs. (\text{t}_{\text{WDT}}) duration time</td>
<td>25</td>
</tr>
<tr>
<td>Table 8.</td>
<td>C\text{wdt} vs. (\text{t}<em>{\text{WDT}</em>\text{lw}}) duration time</td>
<td>25</td>
</tr>
<tr>
<td>Table 9.</td>
<td>Low power mode plot waves</td>
<td>26</td>
</tr>
<tr>
<td>Table 10.</td>
<td>Test point list</td>
<td>30</td>
</tr>
<tr>
<td>Table 11.</td>
<td>Reference documents</td>
<td>30</td>
</tr>
<tr>
<td>Table 12.</td>
<td>Document revision history</td>
<td>31</td>
</tr>
</tbody>
</table>
List of figures

Figure 1. L9001 Application configurability ................................................................. 3
Figure 2. L9001 Demo board ...................................................................................... 4
Figure 3. Power sequence HW b, not loaded, VS=WAKE (th=3.1V), CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (1) . 5
Figure 4. Power sequence HW b, not loaded, VS=WAKE (th=3.1V), CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (2) . 5
Figure 5. Power sequence HW b, loaded, VS=WAKE (th=3.1V), CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (1) . . 6
Figure 6. Power sequence HW b, loaded, VS=WAKE (th=3.1V), CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (2) . . 6
Figure 7. Power sequence HW b, not loaded, WAKE and VS separated, CH1=VDD1, CH2=VDD2, CH4=VADC (1) . . 6
Figure 8. Power sequence HW b, not loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (2) . . 6
Figure 9. Power sequence HW b, loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (1) . 6
Figure 10. Power sequence HW b, loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=VDD2, CH4=VADC (2) . 6
Figure 11. Power sequence HW e, loaded, WAKE and VS separated, CH1=VS, CH2=WAKE, CH3=VDD2, CH4=VADC (1) 7
Figure 12. Power sequence HW e, loaded, WAKE and VS separated, CH1=VS, CH2=WAKE, CH3=VDD2, CH4=VADC (2) 7
Figure 13. Power sequence HW e, loaded, WAKE = VS, CH1=VS (th = 3.1V), CH2=WAKE, CH3=VDD2, CH4=VADC (1) . 7
Figure 14. Power sequence HW e, loaded, WAKE = VS, CH1=VS (th = 3.1V), CH2=WAKE, CH3=VDD2, CH4=VADC (2) . 7
Figure 15. Power sequence HW c, loaded, WAKE = VS (th = 3.1V), CH1=VS, CH2=WAKE, CH3=VDD1, CH4=VADC (1) . 8
Figure 16. Power sequence HW c, loaded, WAKE = VS (th = 3.1V), CH1=VS, CH2=WAKE, CH3=VDD1, CH4=VADC (2) . 8
Figure 17. Power sequence HW c, loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=WAKE, CH4=VADC (1) 8
Figure 18. Power sequence HW c, loaded, WAKE and VS separated, CH1=VS, CH2=VDD1, CH3=WAKE, CH4=VADC (2) 8
Figure 19. VPREREG external circuit and configuration selection ............................... 9
Figure 20. Application diagram with VDD1 disabled and VDD2 configured as LDO . . . . . 10
Figure 21. VDD1 line regulation (1) .............................................................................. 11
Figure 22. VDD1 line regulation (2) .............................................................................. 11
Figure 23. VDD1 line regulation (3) .............................................................................. 11
Figure 24. VDD1 load regulation (1) ............................................................................ 12
Figure 25. VDD1 load regulation (2) ............................................................................ 12
Figure 26. VDD1 load regulation (3) ............................................................................ 12
Figure 27. VDD1 = 5V, Load regulation range 0 - 50 mA ........................................... 13
Figure 28. Line transient outside operative range (VS : 4.2-> 12 V in 10 µs), CH1=VS, CH2=VDD1 .................................................. 13
Figure 29. VDD1 transient load response ..................................................................... 14
Figure 30. VDD1 transient load response CH4 in AC coupling ..................................... 14
Figure 31. VDD1 transient load response when moving from Low Power to normal mode ........................................................................................................................................ 14
Figure 32. Eff1 as function of load current, VDD1 = 3.3 V ............................................ 15
Figure 33. Eff1 as function of load current, VDD1 = 5 V ............................................ 15
Figure 34. Eff1 as function of load current, VDD1 = 6 V ............................................ 15
Figure 35. VDD2 external circuit and configuration selection ...................................... 16
Figure 36. VREG2 Feedback divider options .............................................................. 17
Figure 37. Application diagram with VDD2 disabled ................................................... 18
Figure 38. Power up of LDO2 with Cout2 = 10 µF load capacitor .................................. 20
Figure 39. Power up of LDO2 with Cout2 = 22 µF load capacitor .................................. 20
Figure 40. Power up of LDO2 with Cout2 = 67 µF load capacitor .................................. 20
Figure 41. VDD2 BUCK, line regulation (3.3 V) .......................................................... 20
Figure 42. VDD2 BUCK, line regulation (5 V) .............................................................. 20
Figure 43. VDD2 LDO, line regulation ......................................................................... 21
Figure 44. VDD2, BUCK load regulation (1) ............................................................... 21
Figure 45. VDD2, BUCK load regulation (2) ............................................................... 21
Figure 46. VDD2, LDO load regulation ..................................................................... 22
Figure 47. VDD2 load transient regulation no Low Power exiting (STBY low value) ......................................................................................................................... 22
Figure 48. VDD2 transient load regulation Low Power exiting (STBY high value) .................. 22
Figure 49. VDD2 = 5 V efficiency plot ....................................................................... 23
Figure 50. VDD2 = 5V efficiency plot ........................................................................ 23
<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>51</td>
<td>ADCLDO power up with 10 µF cap</td>
<td>23</td>
</tr>
<tr>
<td>52</td>
<td>Watchdog time diagram</td>
<td>24</td>
</tr>
<tr>
<td>53</td>
<td>$t_{WDT}$ tolerance</td>
<td>25</td>
</tr>
<tr>
<td>54</td>
<td>Low power mode enter/exit</td>
<td>26</td>
</tr>
<tr>
<td>55</td>
<td>Latch mode enter, CH1 = WAKE, CH2 = VDD1, CH3 = VDD2, CH4 = WDO (analog)</td>
<td>27</td>
</tr>
<tr>
<td>56</td>
<td>Latch mode enter, output behavior, CH1 = RSTN1, CH2 = VDD1, CH3 = VDD2, CH4 = RSTN2</td>
<td>27</td>
</tr>
<tr>
<td>57</td>
<td>VDD1 buck regulator layout suggestions</td>
<td>28</td>
</tr>
<tr>
<td>58</td>
<td>VDD2 buck regulator layout suggestions</td>
<td>29</td>
</tr>
</tbody>
</table>