Introduction

This document is intended to provide information on the use and configuration of ST’s LSM6DSO embedded Finite State Machine.

The LSM6DSO can be configured to generate interrupt signals activated by user-defined motion patterns. For this purpose, up to 16 embedded finite state machines can be programmed independently for motion detection.
1 Finite State Machine (FSM)

1.1 Finite State Machine definition

A Finite State Machine (FSM) is a mathematical abstraction used to design logic connections. It is a behavioral model composed of a finite number of states and transitions between states, similar to a flowchart in which it is possible to inspect the way logic runs when certain conditions are met. The state machine begins with a Start state, goes to different states through transitions dependent on the inputs, and can finally end in a specific state (called Stop state). The current state is determined by the past states of the system. The following figure depicts the flow of a generic state machine.

Figure 1. Generic state machine
1.2 Finite State Machine in the LSM6DSO

The LSM6DSO works as a combo accelerometer-gyroscope sensor, generating acceleration and angular rate output data; it is also possible to connect an external sensor (e.g. magnetometer) by using the sensor hub feature (Mode 2). All these data can be used as input of up to 16 programs in the embedded Finite State Machine (refer to the following figure).

Figure 2. State machine in the LSM6DSO

The FSM structure is highly modular: it is possible to easily write up to 16 programs, each one able to recognize a specific gesture.

All 16 finite state machines are independent: each one has its dedicated memory area and it is independently executed. An interrupt is generated when the end state is reached or when some specific command is performed. Typically, the interrupt is generated when a specific gesture is recognized.
Signal Conditioning block

The Signal Conditioning block is shown in the following figure and it is used as the interface between incoming sensor data and the FSM block. This block is needed to convert the output sensor data (represented in [LSB]) with the following unit conventions:

- accelerometer data in \([g]\);
- gyroscope data in \([\text{rad/sec}]\);
- external sensor: if it's a magnetometer, data have to be converted to \([G]\).

This block is intended to apply the sensitivity to [LSB] input data, and then convert these data in HFP format before passing them to the FSM block. In greater detail:

- LSM6DSO's accelerometer data conversion factor is automatically handled by the device;
- LSM6DSO's gyroscope data conversion factor is automatically handled by the device;
- external sensor data conversion factor is not automatically handled by the device: the user has to follow the procedure below in order to set properly the (e.g.) magnetometer conversion factor in the device. Please note that magnetometer data have to be converted in \([G]\), expressed in HFP format.

**Example:** LIS2MDL magnetometer sensitivity is 1.5 mG/LSB → 0.0015 G/LSB → 1624h HFP; this is the default external sensor sensitivity value for the LSM6DSO device.

**Procedure to apply the correct conversion factor for the external magnetometer data:**

1. Write 80h to register 01h  // Enable embedded function registers access
2. Write 40h to register 17h  // PAGE_RW (17h) = '40h': enable write operation
3. Write 01h to register 02h  // PAGE_SEL (02h) = '01h': select embedded advanced features registers page 0
4. Write BAh to register 08h  // PAGE_ADDRESS (08h) = 'BAh' (MAG_SENSITIVITY_L address)
5. Write [LSB] conversion factor
   (LIS2MDL example, 24h) to register 09h  // Write [LSB] conversion factor value to register MAG_SENSITIVITY_L (BAh)
6. Write [MSB] conversion factor
   (LIS2MDL example, 16h) to register 09h  // Write [MSB] conversion factor value to register MAG_SENSITIVITY_H (BBh)
7. Write 01h to register 02h  // PAGE_SEL (02h) = '01h': select embedded advanced features registers page 0
8. Write 00h to register 17h  // PAGE_RW (17h) = '00h': disable read / write operation
9. Write 00h to register 01h  // Disable embedded function registers access

In addition to the conversion to HFP format, the Signal Conditioning block computes the norm of the input data, defined as follows:

\[ V = \sqrt{x^2 + y^2 + z^2} \]

The norm of the input data can be used in the state machine programs, in order to guarantee a high level of program customization for the user.
3 FSM block

Output data signals coming from the Signal Conditioning block are sent to the FSM block which is detailed in the following figure. The FSM block is mainly composed of:

- a general FSM configuration block: it affects all programs and includes some registers that have to be properly initialized in order to configure and customize the entire FSM block;
- a maximum of 16 configurable programs: each program processes input data and generates an output.

![Figure 4. FSM block](image)

FSM configuration and program blocks are described in the following sections.
3.1 Configuration block

The Configuration block is composed of a set of registers involved in the FSM configuration (FSM ODR, interrupts, programs configuration, etc.).

The embedded function registers can be used to properly configure the FSM: these registers are accessible when the FUNC_CFG_EN bit is set to ‘1’ and the SHUB_REG_ACCESS bit is set to ‘0’ in the FUNC_CFG_ACCESS (01h) register.

The LSM6DSO device is provided with an extended number of registers inside the embedded function register set, called embedded advanced features registers, that are divided in pages. A specific read / write procedure must be followed to access the embedded features registers. Registers involved in this specific procedure are the following:

- PAGE_SEL (02h): it selects the desired page;
- PAGE_ADDRESS (08h): it selects the desired register address in the selected page;
- PAGE_VALUE (09h): it sets the value to be written in the selected register (only in write operation);
- PAGE_RW (17h): it is used to select the read / write operation.

The script below shows the generic procedure to write a YYh value in the register having address XXh inside the page number Z of the embedded features registers set:

1. Write 80h to register 01h  // Enable embedded function registers access
2. Write 40h to register 17h  // PAGE_RW (17h) = ‘40h’: enable write operation
3. Write Z1h to register 02h  // PAGE_SEL (02h) = ‘Z1h’: select embedded advanced features registers page Z
4. Write XXh to register 08h  // PAGE_ADDRESS (08h) = ‘XXh’: XXh is the address of the register to be configured
5. Write YYh to register 09h  // PAGE_VALUE (09h) = ‘YYh’: YYh is the value to be written
6. Write 01h to register 02h  // PAGE_SEL (02h) = ‘01h’: select embedded advanced features registers page 0. This is needed for the correct operation of the device.
7. Write 00h to register 17h  // PAGE_RW (17h) = ‘00h’: disable read / write operation
8. Write 00h to register 01h  // Disable embedded function registers access

Note: After a write transaction, the PAGE_ADDRESS (08h) register is automatically incremented.

Program configurations must be written in the embedded advanced features registers, starting from the register address indicated by the FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh) registers. All programs have to be written in consecutive registers, including two important aspects:

- both the PAGE_SEL (02h) register and PAGE_ADDRESS (08h) register have to be properly updated when moving from one page to another (i.e. when passing from page 03h, address FFh to page 04h, address 00h). The LSM6DSO device provides 8 pages that can be addressed through the PAGE_SEL (02h) register. To address the last page, PAGE_SEL (02h) has to be set to 71h;
- program SIZE byte must be an even number: if it is odd, an additional STOP state has to be added at the end of the instruction section.

For a detailed example on how to configure the entire FSM, refer to Section 8 FSM configuration example.
3.1.1 FSM registers

The table given below provides a list of the registers related to the FSM and the corresponding addresses.

Table 1. FSM registers

<table>
<thead>
<tr>
<th>Register name</th>
<th>Type</th>
<th>Address</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EMB_FUNC_STATUS_MAINPAGE</td>
<td>r</td>
<td>35h</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>FSM_STATUS_A_MAINPAGE</td>
<td>r</td>
<td>36h</td>
<td>IS_FSM8</td>
<td>IS_FSM7</td>
<td>IS_FSM6</td>
<td>IS_FSM5</td>
<td>IS_FSM4</td>
<td>IS_FSM3</td>
<td>IS_FSM2</td>
<td>IS_FSM1</td>
</tr>
<tr>
<td>FSM_STATUS_B_MAINPAGE</td>
<td>r</td>
<td>37h</td>
<td>IS_FSM16</td>
<td>IS_FSM15</td>
<td>IS_FSM14</td>
<td>IS_FSM13</td>
<td>IS_FSM12</td>
<td>IS_FSM11</td>
<td>IS_FSM10</td>
<td>IS_FSM9</td>
</tr>
</tbody>
</table>

3.1.1.1 EMB_FUNC_STATUS_MAINPAGE (35h)

The EMB_FUNC_STATUS_MAINPAGE (35h) register contains interrupt status information about the long counter.

Table 2. EMB_FUNC_STATUS_MAINPAGE (35h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IS_FSM_LC</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The IS_FSM_LC bit is automatically set to ‘1’ when the current long counter value, available in the embedded functions FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) registers, is equal to the long counter timeout value configured in the FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) registers.

3.1.1.2 FSM_STATUS_A_MAINPAGE (36h)

The FSM_STATUS_A_MAINPAGE (36h) register contains interrupt status information about programs 1-8.

Table 3. FSM_STATUS_A_MAINPAGE (36h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IS_FSM8</td>
<td>IS_FSM7</td>
<td>IS_FSM6</td>
<td>IS_FSM5</td>
<td>IS_FSM4</td>
<td>IS_FSM3</td>
<td>IS_FSM2</td>
<td>IS_FSM1</td>
</tr>
</tbody>
</table>

The IS_FSMx bit is set to ‘1’ when the OUTC / CONT / CONTREL command is performed in FSM program X. Refer to the dedicated chapter / paragraph for additional details about these commands.

3.1.1.3 FSM_STATUS_B_MAINPAGE (37h)

The FSM_STATUS_B_MAINPAGE (37h) register contains interrupt status information about programs 9-16.

Table 4. FSM_STATUS_B_MAINPAGE (37h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IS_FSM16</td>
<td>IS_FSM15</td>
<td>IS_FSM14</td>
<td>IS_FSM13</td>
<td>IS_FSM12</td>
<td>IS_FSM11</td>
<td>IS_FSM10</td>
<td>IS_FSM9</td>
</tr>
</tbody>
</table>

The IS_FSMx bit is set to ‘1’ when the OUTC / CONT / CONTREL command is performed in FSM program X. Refer to the dedicated chapter / paragraph for additional details about these commands.
### 3.1.2 FSM embedded function registers

#### Table 5. Embedded function registers

<table>
<thead>
<tr>
<th>Register name</th>
<th>Type</th>
<th>Address</th>
<th>Bit 7</th>
<th>Bit 6</th>
<th>Bit 5</th>
<th>Bit 4</th>
<th>Bit 3</th>
<th>Bit 2</th>
<th>Bit 1</th>
<th>Bit 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EMB_FUNC_EN_B</td>
<td>r/w</td>
<td>05h</td>
<td>0(1)</td>
<td>0(1)</td>
<td>0(1)</td>
<td>-</td>
<td>-</td>
<td>0(1)</td>
<td>0(1)</td>
<td>FSM_EN</td>
</tr>
<tr>
<td>FSM_INT1</td>
<td>r/w</td>
<td>0Ah</td>
<td>INT1_FSM16(2)</td>
<td>INT1_FSM15(2)</td>
<td>INT1_FSM14(2)</td>
<td>INT1_FSM13(2)</td>
<td>INT1_FSM12(2)</td>
<td>INT1_FSM11(2)</td>
<td>INT1_FSM10(2)</td>
<td>INT1_FSM9(2)</td>
</tr>
<tr>
<td>FSM_INT2</td>
<td>r/w</td>
<td>06h</td>
<td>INT2_FSM16(3)</td>
<td>INT2_FSM15(3)</td>
<td>INT2_FSM14(3)</td>
<td>INT2_FSM13(3)</td>
<td>INT2_FSM12(3)</td>
<td>INT2_FSM11(3)</td>
<td>INT2_FSM10(3)</td>
<td>INT2_FSM9(3)</td>
</tr>
<tr>
<td>FSM_STMTS1A</td>
<td>r</td>
<td>13h</td>
<td>IS_FSM_16</td>
<td>IS_FSM_15</td>
<td>IS_FSM_14</td>
<td>IS_FSM_13</td>
<td>IS_FSM_12</td>
<td>IS_FSM_11</td>
<td>IS_FSM_10</td>
<td>IS_FSM_9</td>
</tr>
<tr>
<td>PAGE_RW</td>
<td>r/w</td>
<td>17h</td>
<td>EMB_FUNC_LJR</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>FSM_ENABLE_A</td>
<td>r/w</td>
<td>46h</td>
<td>FSM8_EN</td>
<td>FSM7_EN</td>
<td>FSM6_EN</td>
<td>FSM5_EN</td>
<td>FSM4_EN</td>
<td>FSM3_EN</td>
<td>FSM2_EN</td>
<td>FSM1_EN</td>
</tr>
<tr>
<td>FSM_STMTS_B</td>
<td>r</td>
<td>14h</td>
<td>IS_FSM_16</td>
<td>IS_FSM_15</td>
<td>IS_FSM_14</td>
<td>IS_FSM_13</td>
<td>IS_FSM_12</td>
<td>IS_FSM_11</td>
<td>IS_FSM_10</td>
<td>IS_FSM_9</td>
</tr>
<tr>
<td>FSM_STMTS_CLEAR</td>
<td>r/w</td>
<td>4Ah</td>
<td>0(1)</td>
<td>0(1)</td>
<td>0(1)</td>
<td>0(1)</td>
<td>0(1)</td>
<td>0(1)</td>
<td>0(1)</td>
<td>FSM_STMTS_CLEAR(1)</td>
</tr>
<tr>
<td>FSM_OUTS1</td>
<td>r</td>
<td>4Ch</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_OUTS2</td>
<td>r</td>
<td>4Dh</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS3</td>
<td>r</td>
<td>4 Eh</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS4</td>
<td>r</td>
<td>4Fh</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS5</td>
<td>r</td>
<td>50h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS6</td>
<td>r</td>
<td>51h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS7</td>
<td>r</td>
<td>52h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS8</td>
<td>r</td>
<td>53h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS9</td>
<td>r</td>
<td>54h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS10</td>
<td>r</td>
<td>55h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS11</td>
<td>r</td>
<td>56h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS12</td>
<td>r</td>
<td>57h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS13</td>
<td>r</td>
<td>58h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS14</td>
<td>r</td>
<td>59h</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS15</td>
<td>r</td>
<td>5Ah</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>FSM_STMTS16</td>
<td>r</td>
<td>5Bh</td>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
<tr>
<td>EMB_FUNC_ODR_CFG_B</td>
<td>r/w</td>
<td>5Fh</td>
<td>0(1)</td>
<td>1(1)</td>
<td>0(1)</td>
<td>FSB_ODR1</td>
<td>FSB_ODR0</td>
<td>0(1)</td>
<td>5(5)</td>
<td>1(5)</td>
</tr>
<tr>
<td>FSM_STMTS_INIT</td>
<td>r/w</td>
<td>67h</td>
<td>0(1)</td>
<td>0(1)</td>
<td>0(1)</td>
<td>0(1)</td>
<td>-</td>
<td>0(1)</td>
<td>0(1)</td>
<td>FSM_STMTS_INIT</td>
</tr>
</tbody>
</table>

1. This bit must be set to ‘0’ for the correct operation of the device.
2. This bit is effective if INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to ‘1’.
3. This bit is effective if INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to ‘1’.
4. Read-only bit.
5. This bit must be set to ‘1’ for the correct operation of the device.
3.1.2.1  
**EMB_FUNC_EN_B (05h)**  
The EMB_FUNC_EN_B (05h) register is used to enable the FSM embedded functionality.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>FSM_EN</td>
</tr>
</tbody>
</table>

The FSM_EN bit is used to enable the FSM. When this bit is set to ‘1’, all enabled FSM programs start the execution.

3.1.2.2  
**EMB_FUNC_INT1 (0Ah)**  
The EMB_FUNC_INT1 (0Ah) register is used to route the FSM long counter interrupt on the INT1 pin: set the INT1_FSM_LC bit to ‘1’ in order to enable routing.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT1_FSM_LC</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The INT1_FSM_LC bit is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to ‘1’.

3.1.2.3  
**FSM_INT1_A (0Bh)**  
The FSM_INT1_A (0Bh) register is used for routing the FSM program 1-8 interrupts on the INT1 pin.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT1_FSM8</td>
<td>INT1_FSM7</td>
<td>INT1_FSM6</td>
<td>INT1_FSM5</td>
<td>INT1_FSM4</td>
<td>INT1_FSM3</td>
<td>INT1_FSM2</td>
<td>INT1_FSM1</td>
</tr>
</tbody>
</table>

These bits are effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to ‘1’. Each bit on this register enables a signal to be carried on INT1. The pin’s output will supply the OR combination of the selected signals.

3.1.2.4  
**FSM_INT1_B (0Ch)**  
The FSM_INT1_B (0Ch) register is used for routing the FSM program 9-16 interrupts on the INT1 pin.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT1_FSM16</td>
<td>INT1_FSM15</td>
<td>INT1_FSM14</td>
<td>INT1_FSM13</td>
<td>INT1_FSM12</td>
<td>INT1_FSM11</td>
<td>INT1_FSM10</td>
<td>INT1_FSM9</td>
</tr>
</tbody>
</table>

These bits are effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to ‘1’. Each bit on this register enables a signal to be carried on INT1. The pin’s output will supply the OR combination of the selected signals.
3.1.2.5  **EMB_FUNC_INT2 (0Eh)**

The EMB_FUNC_INT2 (0Eh) register is used for routing the FSM long counter interrupt on the INT2 pin: set the INT2_FSM_LC bit to ‘1’ in order to enable routing.

### Table 10. EMB_FUNC_INT2 (0Eh) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT2_FSM_LC</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

These bits are effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to ‘1’.

3.1.2.6  **FSM_INT2_A (0Fh)**

The FSM_INT2_A (0Fh) register is used for routing the FSM program 1-8 interrupts on the INT2 pin.

### Table 11. FSM_INT2_A (0Fh) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT2_FSM8</td>
<td>INT2_FSM7</td>
<td>INT2_FSM6</td>
<td>INT2_FSM5</td>
<td>INT2_FSM4</td>
<td>INT2_FSM3</td>
<td>INT2_FSM2</td>
<td>INT2_FSM1</td>
</tr>
</tbody>
</table>

These bits are effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to ‘1’. Each bit on this register enables a signal to be carried on INT2. The pin’s output will supply the OR combination of the selected signals.

3.1.2.7  **FSM_INT2_B (10h)**

The FSM_INT2_B (10h) register is used for routing the FSM program 9-16 interrupts on the INT2 pin.

### Table 12. FSM_INT2_B (10h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>INT2_FSM16</td>
<td>INT2_FSM15</td>
<td>INT2_FSM14</td>
<td>INT2_FSM13</td>
<td>INT2_FSM12</td>
<td>INT2_FSM11</td>
<td>INT2_FSM10</td>
<td>INT2_FSM9</td>
</tr>
</tbody>
</table>

These bits are effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to ‘1’. Each bit on this register enables a signal to be carried on INT2. The pin’s output will supply the OR combination of the selected signals.
3.1.2.8  **EMB_FUNC_STATUS (12h)**

The EMB_FUNC_STATUS (12h) register contains interrupt status information about the long counter.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IS_FSM_LC</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

The IS_FSM_LC bit is automatically set to ‘1’ when the current long counter value, available in the FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) registers, is equal to the long counter timeout value configured in the FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) registers.

3.1.2.9  **FSM_STATUS_A (13h)**

The FSM_STATUS_A (13h) register contains interrupt status information about programs 1-8.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IS_FSM8</td>
<td>IS_FSM7</td>
<td>IS_FSM6</td>
<td>IS_FSM5</td>
<td>IS_FSM4</td>
<td>IS_FSM3</td>
<td>IS_FSM2</td>
<td>IS_FSM1</td>
</tr>
</tbody>
</table>

The IS_FSMx bit is set to ‘1’ when the OUTC / CONT / CONTREL command is performed in FSM program X. Refer to the dedicated chapter / paragraph for additional details about these commands.

3.1.2.10  **FSM_STATUS_B (14h)**

The FSM_STATUS_B (14h) register contains interrupt status information about programs 9-16.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>IS_FSM16</td>
<td>IS_FSM15</td>
<td>IS_FSM14</td>
<td>IS_FSM13</td>
<td>IS_FSM12</td>
<td>IS_FSM11</td>
<td>IS_FSM10</td>
<td>IS_FSM9</td>
</tr>
</tbody>
</table>

The IS_FSMx bit is set to ‘1’ when the OUTC / CONT / CONTREL command is performed in FSM program X. Refer to the dedicated chapter / paragraph for additional details about these commands.

3.1.2.11  **PAGE_RW (17h)**

The PAGE_RW (17h) register is used to change the FSM interrupt from pulsed (default) to latched.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EMB_FUNC_LIR</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
3.1.2.12  
**FSM_ENABLE_A (46h)**

The FSM_ENABLE_A (46h) register is used for enabling programs 1-8 of the FSM.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM8_EN</td>
<td>FSM7_EN</td>
<td>FSM6_EN</td>
<td>FSM5_EN</td>
<td>FSM4_EN</td>
<td>FSM3_EN</td>
<td>FSM2_EN</td>
<td>FSM1_EN</td>
</tr>
</tbody>
</table>

3.1.2.13  
**FSM_ENABLE_B (47h)**

The FSM_ENABLE_B (47h) register is used for enabling programs 9-16 of the FSM.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM16_EN</td>
<td>FSM15_EN</td>
<td>FSM14_EN</td>
<td>FSM13_EN</td>
<td>FSM12_EN</td>
<td>FSM11_EN</td>
<td>FSM10_EN</td>
<td>FSM9_EN</td>
</tr>
</tbody>
</table>

3.1.2.14  
**FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h)**

The FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) registers are used to read / write the long counter value. Refer to Section 3.1 Configuration block for information about how to access these registers.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM_LC7</td>
<td>FSM_LC6</td>
<td>FSM_LC5</td>
<td>FSM_LC4</td>
<td>FSM_LC3</td>
<td>FSM_LC2</td>
<td>FSM_LC1</td>
<td>FSM_LC0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM_LC15</td>
<td>FSM_LC14</td>
<td>FSM_LC13</td>
<td>FSM_LC12</td>
<td>FSM_LC11</td>
<td>FSM_LC10</td>
<td>FSM_LC9</td>
<td>FSM_LC8</td>
</tr>
</tbody>
</table>

3.1.2.15  
**FSM_LONG_COUNTER_CLEAR (4Ah)**

The FSM_LONG_COUNTER_CLEAR (4Ah) register is used to reset the FSM long counter value.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>FSM_LC_CLEARED(^{(1)})</td>
<td>FSM_LC_CLEAR</td>
</tr>
</tbody>
</table>

1. Read-only bit.

Set the FSM_LC_CLEAR bit to ‘1’ to reset the value of the FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) registers the next time an INCR command is performed. When the long counter reset is done, the FSM_LC_CLEARED bit is automatically set to ‘1’. Refer to Section 5.1 Long Counter.
3.1.2.16 **FSM_OUTS[1:16] (4Ch - 5Bh)**


<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>P_X</td>
<td>N_X</td>
<td>P_Y</td>
<td>N_Y</td>
<td>P_Z</td>
<td>N_Z</td>
<td>P_V</td>
<td>N_V</td>
</tr>
</tbody>
</table>

These are read-only registers, one for each state machine, that contain the current active temporary mask value updated when the OUTC / CONT / CONTREL command is performed.

3.1.2.17 **EMB_FUNC_ODR_CFG_B (5Fh)**

The EMB_FUNC_ODR_CFG_B (5Fh) register is used to configure the ODR of the FSM (FSM_ODR[1:0] bits).

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>FSM_ODR1</td>
<td>FSM_ODR0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

All the programs are executed at this configured rate. See Section 6.6 Decimator in Section 6 Variable Data section for information about how to run programs at different data rates. Possible ODR configurations are listed in the following table.

<table>
<thead>
<tr>
<th>FSM_ODR[1:0]</th>
<th>ODR [Hz]</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>12.5</td>
</tr>
<tr>
<td>01</td>
<td>26</td>
</tr>
<tr>
<td>10</td>
<td>52</td>
</tr>
<tr>
<td>11</td>
<td>104</td>
</tr>
</tbody>
</table>

3.1.2.18 **FSM_INIT (67h)**

The FSM_INIT (67h) register is used to reset the FSM programs to their default configuration.

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>FSM_INIT</td>
</tr>
</tbody>
</table>

The FSM_INIT bit is used to trigger a new “Start Routine” request. When this bit is set to ‘1’, the device executes the start routine, described in Section 9 Start routine. When the start routine is completed, the FSM_INIT bit is automatically set to ‘0’.

In addition, this bit automatically goes to ‘1’ when the FSM_EN bit of EMB_FUNC_EN_B (05h) register is set to ‘0’ (and is reset to ‘0’ when the start routine is completed).

3.1.3 **FSM embedded advanced features registers**

The following table provides a list of the registers for the embedded advanced features pages 0 and 1 related to the FSM. These registers are accessible by configuring PAGE_SEL[3:0] bits in PAGE_SEL (02h).
Table 26. FSM embedded advanced features registers

<table>
<thead>
<tr>
<th>Register name</th>
<th>Page</th>
<th>Address</th>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SENSITIVITY_L</td>
<td>0</td>
<td>BAh</td>
<td>MAG_SENS_L7</td>
<td>MAG_SENS_L6</td>
<td>MAG_SENS_L5</td>
<td>MAG_SENS_L4</td>
<td>MAG_SENS_L3</td>
<td>MAG_SENS_L2</td>
<td>MAG_SENS_L1</td>
<td>MAG_SENS_L0</td>
</tr>
<tr>
<td>MAG_SENSITIVITY_H</td>
<td>0</td>
<td>BBh</td>
<td>MAG_SENS_H7</td>
<td>MAG_SENS_H6</td>
<td>MAG_SENS_H5</td>
<td>MAG_SENS_H4</td>
<td>MAG_SENS_H3</td>
<td>MAG_SENS_H2</td>
<td>MAG_SENS_H1</td>
<td>MAG_SENS_H0</td>
</tr>
<tr>
<td>MAG_OFFX_L</td>
<td>0</td>
<td>C0h</td>
<td>MAG_OFFX_L7</td>
<td>MAG_OFFX_L6</td>
<td>MAG_OFFX_L5</td>
<td>MAG_OFFX_L4</td>
<td>MAG_OFFX_L3</td>
<td>MAG_OFFX_L2</td>
<td>MAG_OFFX_L1</td>
<td>MAG_OFFX_L0</td>
</tr>
<tr>
<td>MAG_OFFX_H</td>
<td>0</td>
<td>C1h</td>
<td>MAG_OFFX_H7</td>
<td>MAG_OFFX_H6</td>
<td>MAG_OFFX_H5</td>
<td>MAG_OFFX_H4</td>
<td>MAG_OFFX_H3</td>
<td>MAG_OFFX_H2</td>
<td>MAG_OFFX_H1</td>
<td>MAG_OFFX_H0</td>
</tr>
<tr>
<td>MAG_OFFY_L</td>
<td>0</td>
<td>C2h</td>
<td>MAG_OFFY_L7</td>
<td>MAG_OFFY_L6</td>
<td>MAG_OFFY_L5</td>
<td>MAG_OFFY_L4</td>
<td>MAG_OFFY_L3</td>
<td>MAG_OFFY_L2</td>
<td>MAG_OFFY_L1</td>
<td>MAG_OFFY_L0</td>
</tr>
<tr>
<td>MAG_OFFY_H</td>
<td>0</td>
<td>C3h</td>
<td>MAG_OFFY_H7</td>
<td>MAG_OFFY_H6</td>
<td>MAG_OFFY_H5</td>
<td>MAG_OFFY_H4</td>
<td>MAG_OFFY_H3</td>
<td>MAG_OFFY_H2</td>
<td>MAG_OFFY_H1</td>
<td>MAG_OFFY_H0</td>
</tr>
<tr>
<td>MAG_OFFZ_L</td>
<td>0</td>
<td>C4h</td>
<td>MAG_OFFZ_L7</td>
<td>MAG_OFFZ_L6</td>
<td>MAG_OFFZ_L5</td>
<td>MAG_OFFZ_L4</td>
<td>MAG_OFFZ_L3</td>
<td>MAG_OFFZ_L2</td>
<td>MAG_OFFZ_L1</td>
<td>MAG_OFFZ_L0</td>
</tr>
<tr>
<td>MAG_OFFZ_H</td>
<td>0</td>
<td>C5h</td>
<td>MAG_OFFZ_H7</td>
<td>MAG_OFFZ_H6</td>
<td>MAG_OFFZ_H5</td>
<td>MAG_OFFZ_H4</td>
<td>MAG_OFFZ_H3</td>
<td>MAG_OFFZ_H2</td>
<td>MAG_OFFZ_H1</td>
<td>MAG_OFFZ_H0</td>
</tr>
<tr>
<td>MAG_SI_XX_L</td>
<td>0</td>
<td>C6h</td>
<td>MAG_SI_XX_L7</td>
<td>MAG_SI_XX_L6</td>
<td>MAG_SI_XX_L5</td>
<td>MAG_SI_XX_L4</td>
<td>MAG_SI_XX_L3</td>
<td>MAG_SI_XX_L2</td>
<td>MAG_SI_XX_L1</td>
<td>MAG_SI_XX_L0</td>
</tr>
<tr>
<td>MAG_SI_XX_H</td>
<td>0</td>
<td>C7h</td>
<td>MAG_SI_XX_H7</td>
<td>MAG_SI_XX_H6</td>
<td>MAG_SI_XX_H5</td>
<td>MAG_SI_XX_H4</td>
<td>MAG_SI_XX_H3</td>
<td>MAG_SI_XX_H2</td>
<td>MAG_SI_XX_H1</td>
<td>MAG_SI_XX_H0</td>
</tr>
<tr>
<td>MAG_SI_XY_L</td>
<td>0</td>
<td>C8h</td>
<td>MAG_SI_XY_L7</td>
<td>MAG_SI_XY_L6</td>
<td>MAG_SI_XY_L5</td>
<td>MAG_SI_XY_L4</td>
<td>MAG_SI_XY_L3</td>
<td>MAG_SI_XY_L2</td>
<td>MAG_SI_XY_L1</td>
<td>MAG_SI_XY_L0</td>
</tr>
<tr>
<td>MAG_SI_XY_H</td>
<td>0</td>
<td>C9h</td>
<td>MAG_SI_XY_H7</td>
<td>MAG_SI_XY_H6</td>
<td>MAG_SI_XY_H5</td>
<td>MAG_SI_XY_H4</td>
<td>MAG_SI_XY_H3</td>
<td>MAG_SI_XY_H2</td>
<td>MAG_SI_XY_H1</td>
<td>MAG_SI_XY_H0</td>
</tr>
<tr>
<td>MAG_SI_XZ_L</td>
<td>0</td>
<td>CAh</td>
<td>MAG_SI_XZ_L7</td>
<td>MAG_SI_XZ_L6</td>
<td>MAG_SI_XZ_L5</td>
<td>MAG_SI_XZ_L4</td>
<td>MAG_SI_XZ_L3</td>
<td>MAG_SI_XZ_L2</td>
<td>MAG_SI_XZ_L1</td>
<td>MAG_SI_XZ_L0</td>
</tr>
<tr>
<td>MAG_SI_XZ_H</td>
<td>0</td>
<td>CBh</td>
<td>MAG_SI_XZ_H7</td>
<td>MAG_SI_XZ_H6</td>
<td>MAG_SI_XZ_H5</td>
<td>MAG_SI_XZ_H4</td>
<td>MAG_SI_XZ_H3</td>
<td>MAG_SI_XZ_H2</td>
<td>MAG_SI_XZ_H1</td>
<td>MAG_SI_XZ_H0</td>
</tr>
<tr>
<td>MAG_SI_YY_L</td>
<td>0</td>
<td>CCb</td>
<td>MAG_SI_YY_L7</td>
<td>MAG_SI_YY_L6</td>
<td>MAG_SI_YY_L5</td>
<td>MAG_SI_YY_L4</td>
<td>MAG_SI_YY_L3</td>
<td>MAG_SI_YY_L2</td>
<td>MAG_SI_YY_L1</td>
<td>MAG_SI_YY_L0</td>
</tr>
<tr>
<td>MAG_SI_YY_H</td>
<td>0</td>
<td>CDh</td>
<td>MAG_SI_YY_H7</td>
<td>MAG_SI_YY_H6</td>
<td>MAG_SI_YY_H5</td>
<td>MAG_SI_YY_H4</td>
<td>MAG_SI_YY_H3</td>
<td>MAG_SI_YY_H2</td>
<td>MAG_SI_YY_H1</td>
<td>MAG_SI_YY_H0</td>
</tr>
<tr>
<td>MAG_SI_YZ_L</td>
<td>0</td>
<td>CEh</td>
<td>MAG_SI_YZ_L7</td>
<td>MAG_SI_YZ_L6</td>
<td>MAG_SI_YZ_L5</td>
<td>MAG_SI_YZ_L4</td>
<td>MAG_SI_YZ_L3</td>
<td>MAG_SI_YZ_L2</td>
<td>MAG_SI_YZ_L1</td>
<td>MAG_SI_YZ_L0</td>
</tr>
<tr>
<td>MAG_SI_YZ_H</td>
<td>0</td>
<td>CFh</td>
<td>MAG_SI_YZ_H7</td>
<td>MAG_SI_YZ_H6</td>
<td>MAG_SI_YZ_H5</td>
<td>MAG_SI_YZ_H4</td>
<td>MAG_SI_YZ_H3</td>
<td>MAG_SI_YZ_H2</td>
<td>MAG_SI_YZ_H1</td>
<td>MAG_SI_YZ_H0</td>
</tr>
<tr>
<td>MAG_SI_ZZ_L</td>
<td>0</td>
<td>D0h</td>
<td>MAG_SI_ZZ_L7</td>
<td>MAG_SI_ZZ_L6</td>
<td>MAG_SI_ZZ_L5</td>
<td>MAG_SI_ZZ_L4</td>
<td>MAG_SI_ZZ_L3</td>
<td>MAG_SI_ZZ_L2</td>
<td>MAG_SI_ZZ_L1</td>
<td>MAG_SI_ZZ_L0</td>
</tr>
<tr>
<td>MAG_SI_ZZ_H</td>
<td>0</td>
<td>D1h</td>
<td>MAG_SI_ZZ_H7</td>
<td>MAG_SI_ZZ_H6</td>
<td>MAG_SI_ZZ_H5</td>
<td>MAG_SI_ZZ_H4</td>
<td>MAG_SI_ZZ_H3</td>
<td>MAG_SI_ZZ_H2</td>
<td>MAG_SI_ZZ_H1</td>
<td>MAG_SI_ZZ_H0</td>
</tr>
<tr>
<td>FSM_LC_TIMEOUT_L</td>
<td>1</td>
<td>7Ah</td>
<td>FSM_LC_TIMEOUT 7</td>
<td>FSM_LC_TIMEOUT 6</td>
<td>FSM_LC_TIMEOUT 5</td>
<td>FSM_LC_TIMEOUT 4</td>
<td>FSM_LC_TIMEOUT 3</td>
<td>FSM_LC_TIMEOUT 2</td>
<td>FSM_LC_TIMEOUT 1</td>
<td>FSM_LC_TIMEOUT 0</td>
</tr>
<tr>
<td>FSM_LC_TIMEOUT_H</td>
<td>1</td>
<td>7Bh</td>
<td>FSM_LC_TIMEOUT 15</td>
<td>FSM_LC_TIMEOUT 14</td>
<td>FSM_LC_TIMEOUT 13</td>
<td>FSM_LC_TIMEOUT 12</td>
<td>FSM_LC_TIMEOUT 11</td>
<td>FSM_LC_TIMEOUT 10</td>
<td>FSM_LC_TIMEOUT 9</td>
<td>FSM_LC_TIMEOUT 8</td>
</tr>
<tr>
<td>FSM_PROGRAMS</td>
<td>1</td>
<td>7Ch</td>
<td>FSM_N_PROG7</td>
<td>FSM_N_PROG6</td>
<td>FSM_N_PROG5</td>
<td>FSM_N_PROG4</td>
<td>FSM_N_PROG3</td>
<td>FSM_N_PROG2</td>
<td>FSM_N_PROG1</td>
<td>FSM_N_PROG0</td>
</tr>
<tr>
<td>FSM_START_ADD_L</td>
<td>1</td>
<td>7Eh</td>
<td>FSM_START7</td>
<td>FSM_START6</td>
<td>FSM_START5</td>
<td>FSM_START4</td>
<td>FSM_START3</td>
<td>FSM_START2</td>
<td>FSM_START1</td>
<td>FSM_START0</td>
</tr>
<tr>
<td>FSM_START_ADD_H</td>
<td>1</td>
<td>7Fh</td>
<td>FSM_START15</td>
<td>FSM_START14</td>
<td>FSM_START13</td>
<td>FSM_START12</td>
<td>FSM_START11</td>
<td>FSM_START10</td>
<td>FSM_START9</td>
<td>FSM_START8</td>
</tr>
</tbody>
</table>
3.1.3.1 **MAG_SENSITIVITY_L (BAh) and MAG_SENSITIVITY_H (BBh)**
External magnetometer sensitivity register (r/w).

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SENS_L7</td>
<td>MAG_SENS_L6</td>
<td>MAG_SENS_L5</td>
<td>MAG_SENS_L4</td>
<td>MAG_SENS_L3</td>
<td>MAG_SENS_L2</td>
<td>MAG_SENS_L1</td>
<td>MAG_SENS_L0</td>
</tr>
</tbody>
</table>

Table 27. **MAG_SENSITIVITY_L (BAh) register**

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SENS_H7</td>
<td>MAG_SENS_H6</td>
<td>MAG_SENS_H5</td>
<td>MAG_SENS_H4</td>
<td>MAG_SENS_H3</td>
<td>MAG_SENS_H2</td>
<td>MAG_SENS_H1</td>
<td>MAG_SENS_H0</td>
</tr>
</tbody>
</table>

Table 28. **MAG_SENSITIVITY_H (BBh) register**

This register corresponds to the LSB-to-gauss conversion value of the external magnetometer sensor. The register value is expressed as half-precision floating-point format: SEEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits). Default value of MAG_SENS[15:0] is 0x1624, corresponding to 0.0015 gauss/LSB (LIS2MDL magnetometer sensitivity).

3.1.3.2 **MAG_OFFX_L (C0h) and MAG_OFFX_H (C1h)**
Offset for X-axis hard-iron compensation register (r/w).

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_OFFX_L7</td>
<td>MAG_OFFX_L6</td>
<td>MAG_OFFX_L5</td>
<td>MAG_OFFX_L4</td>
<td>MAG_OFFX_L3</td>
<td>MAG_OFFX_L2</td>
<td>MAG_OFFX_L1</td>
<td>MAG_OFFX_L0</td>
</tr>
</tbody>
</table>

Table 29. **MAG_OFFX_L (C0h) register**

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_OFFX_H7</td>
<td>MAG_OFFX_H6</td>
<td>MAG_OFFX_H5</td>
<td>MAG_OFFX_H4</td>
<td>MAG_OFFX_H3</td>
<td>MAG_OFFX_H2</td>
<td>MAG_OFFX_H1</td>
<td>MAG_OFFX_H0</td>
</tr>
</tbody>
</table>

Table 30. **MAG_OFFX_H (C1h) register**

The value is expressed as half-precision floating-point format: SEEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

3.1.3.3 **MAG_OFFY_L (C2h) and MAG_OFFY_H (C3h)**
Offset for Y-axis hard-iron compensation register (r/w).

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_OFFY_L7</td>
<td>MAG_OFFY_L6</td>
<td>MAG_OFFY_L5</td>
<td>MAG_OFFY_L4</td>
<td>MAG_OFFY_L3</td>
<td>MAG_OFFY_L2</td>
<td>MAG_OFFY_L1</td>
<td>MAG_OFFY_L0</td>
</tr>
</tbody>
</table>

Table 31. **MAG_OFFY_L (C2h) register**
Table 32. MAG_OFFY_H (C3h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_OFFY_H7</td>
<td>MAG_OFFY_H6</td>
<td>MAG_OFFY_H5</td>
<td>MAG_OFFY_H4</td>
<td>MAG_OFFY_H3</td>
<td>MAG_OFFY_H2</td>
<td>MAG_OFFY_H1</td>
<td>MAG_OFFY_H0</td>
</tr>
</tbody>
</table>

The value is expressed as half-precision floating-point format: SEEEEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

3.1.3.4 MAG_OFFZ_L (C4h) and MAG_OFFZ_H (C5h)
Offset for Z-axis hard-iron compensation register (r/w).

Table 33. MAG_OFFZ_L (C4h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_OFFZ_L7</td>
<td>MAG_OFFZ_L6</td>
<td>MAG_OFFZ_L5</td>
<td>MAG_OFFZ_L4</td>
<td>MAG_OFFZ_L3</td>
<td>MAG_OFFZ_L2</td>
<td>MAG_OFFZ_L1</td>
<td>MAG_OFFZ_L0</td>
</tr>
</tbody>
</table>

Table 34. MAG_OFFZ_H (C5h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_OFFZ_H7</td>
<td>MAG_OFFZ_H6</td>
<td>MAG_OFFZ_H5</td>
<td>MAG_OFFZ_H4</td>
<td>MAG_OFFZ_H3</td>
<td>MAG_OFFZ_H2</td>
<td>MAG_OFFZ_H1</td>
<td>MAG_OFFZ_H0</td>
</tr>
</tbody>
</table>

The value is expressed as half-precision floating-point format: SEEEEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

3.1.3.5 MAG_SI_XX_L (C6h) and MAG_SI_XX_H (C7h)
Soft-iron (3x3 symmetric) matrix row1 col1 correction register (r/w).

Table 35. MAG_SI_XX_L (C6h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SI_XX_L7</td>
<td>MAG_SI_XX_L6</td>
<td>MAG_SI_XX_L5</td>
<td>MAG_SI_XX_L4</td>
<td>MAG_SI_XX_L3</td>
<td>MAG_SI_XX_L2</td>
<td>MAG_SI_XX_L1</td>
<td>MAG_SI_XX_L0</td>
</tr>
</tbody>
</table>

Table 36. MAG_SI_XX_H (C7h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SI_XX_H7</td>
<td>MAG_SI_XX_H6</td>
<td>MAG_SI_XX_H5</td>
<td>MAG_SI_XX_H4</td>
<td>MAG_SI_XX_H3</td>
<td>MAG_SI_XX_H2</td>
<td>MAG_SI_XX_H1</td>
<td>MAG_SI_XX_H0</td>
</tr>
</tbody>
</table>

The value is expressed as half-precision floating-point format: SEEEEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).
3.1.3.6  **MAG_SI_XY_L (C8h) and MAG_SI_XY_H (C9h)**  
Soft-iron (3x3 symmetric) matrix row1 col2 (and row2 col1) correction register (r/w).

<table>
<thead>
<tr>
<th>Table 37. MAG_SI_XY_L (C8h) register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit7</td>
</tr>
<tr>
<td>MAG_SI_XY_L7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 38. MAG_SI_XY_H (C9h) register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit7</td>
</tr>
<tr>
<td>MAG_SI_XY_H7</td>
</tr>
</tbody>
</table>

The value is expressed as half-precision floating-point format: SEEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

3.1.3.7  **MAG_SI_XZ_L (CAh) and MAG_SI_XZ_H (CBh)**  
Soft-iron (3x3 symmetric) matrix row1 col3 (and row3 col1) correction register (r/w).

<table>
<thead>
<tr>
<th>Table 39. MAG_SI_XZ_L (CAh) register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit7</td>
</tr>
<tr>
<td>MAG_SI_XZ_L7</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Table 40. MAG_SI_XZ_H (CBh) register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit7</td>
</tr>
<tr>
<td>MAG_SI_XZ_H7</td>
</tr>
</tbody>
</table>

The value is expressed as half-precision floating-point format: SEEEEEEFFFFFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

3.1.3.8  **MAG_SI_YY_L (CCh) and MAG_SI_YY_H (CDh)**  
Soft-iron (3x3 symmetric) matrix row2 col2 correction register (r/w).

<table>
<thead>
<tr>
<th>Table 41. MAG_SI_YY_L (CCh) register</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit7</td>
</tr>
<tr>
<td>MAG_SI_YY_L7</td>
</tr>
</tbody>
</table>
### Table 42. MAG_SI_YY_H (CDh) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SI_YY_H7</td>
<td>MAG_SI_YY_H6</td>
<td>MAG_SI_YY_H5</td>
<td>MAG_SI_YY_H4</td>
<td>MAG_SI_YY_H3</td>
<td>MAG_SI_YY_H2</td>
<td>MAG_SI_YY_H1</td>
<td>MAG_SI_YY_H0</td>
</tr>
</tbody>
</table>

The value is expressed as half-precision floating-point format: SEEEEFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

#### 3.1.3.9 MAG_SI_YZ_L (CEh) and MAG_SI_YZ_H (CFh)
Soft-iron (3x3 symmetric) matrix row2 col3 (and row3 col2) correction register (r/w).

### Table 43. MAG_SI_YZ_L (CEh) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SI_YZ_L7</td>
<td>MAG_SI_YZ_L6</td>
<td>MAG_SI_YZ_L5</td>
<td>MAG_SI_YZ_L4</td>
<td>MAG_SI_YZ_L3</td>
<td>MAG_SI_YZ_L2</td>
<td>MAG_SI_YZ_L1</td>
<td>MAG_SI_YZ_L0</td>
</tr>
</tbody>
</table>

### Table 44. MAG_SI_YZ_H (CFh) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SI_YZ_H7</td>
<td>MAG_SI_YZ_H6</td>
<td>MAG_SI_YZ_H5</td>
<td>MAG_SI_YZ_H4</td>
<td>MAG_SI_YZ_H3</td>
<td>MAG_SI_YZ_H2</td>
<td>MAG_SI_YZ_H1</td>
<td>MAG_SI_YZ_H0</td>
</tr>
</tbody>
</table>

The value is expressed as half-precision floating-point format: SEEEEFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).

#### 3.1.3.10 MAG_SI_ZZ_L (D0h) and MAG_SI_ZZ_H (D1h)
Soft-iron (3x3 symmetric) matrix row3 col3 correction register (r/w).

### Table 45. MAG_SI_ZZ_L (D0h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SI_ZZ_L7</td>
<td>MAG_SI_ZZ_L6</td>
<td>MAG_SI_ZZ_L5</td>
<td>MAG_SI_ZZ_L4</td>
<td>MAG_SI_ZZ_L3</td>
<td>MAG_SI_ZZ_L2</td>
<td>MAG_SI_ZZ_L1</td>
<td>MAG_SI_ZZ_L0</td>
</tr>
</tbody>
</table>

### Table 46. MAG_SI_ZZ_H (D1h) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAG_SI_ZZ_H7</td>
<td>MAG_SI_ZZ_H6</td>
<td>MAG_SI_ZZ_H5</td>
<td>MAG_SI_ZZ_H4</td>
<td>MAG_SI_ZZ_H3</td>
<td>MAG_SI_ZZ_H2</td>
<td>MAG_SI_ZZ_H1</td>
<td>MAG_SI_ZZ_H0</td>
</tr>
</tbody>
</table>

The value is expressed as half-precision floating-point format: SEEEEFFFFFF (S: 1 sign bit; E: 5 exponent bits; F: 10 fraction bits).
3.1.3.11 FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh)
The FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) registers are used to set the long counter
timeout register value.

Table 47. FSM_LC_TIMEOUT_L (7Ah) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM_LC_TIMEOUT7</td>
<td>FSM_LC_TIMEOUT6</td>
<td>FSM_LC_TIMEOUT5</td>
<td>FSM_LC_TIMEOUT4</td>
<td>FSM_LC_TIMEOUT3</td>
<td>FSM_LC_TIMEOUT2</td>
<td>FSM_LC_TIMEOUT1</td>
<td>FSM_LC_TIMEOUT0</td>
</tr>
</tbody>
</table>

Table 48. FSM_LC_TIMEOUT_H (7Bh) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM_LC_TIMEOUT16</td>
<td>FSM_LC_TIMEOUT15</td>
<td>FSM_LC_TIMEOUT14</td>
<td>FSM_LC_TIMEOUT13</td>
<td>FSM_LC_TIMEOUT12</td>
<td>FSM_LC_TIMEOUT11</td>
<td>FSM_LC_TIMEOUT10</td>
<td>FSM_LC_TIMEOUT9</td>
</tr>
</tbody>
</table>

3.1.3.12 FSM_PROGRAMS (7Ch)
The FSM_PROGRAMS (7Ch) register is used to set the number of configured state machines.

Table 49. FSM_N_PROG (7Ch) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM_N_PROG7</td>
<td>FSM_N_PROG6</td>
<td>FSM_N_PROG5</td>
<td>FSM_N_PROG4</td>
<td>FSM_N_PROG3</td>
<td>FSM_N_PROG2</td>
<td>FSM_N_PROG1</td>
<td>FSM_N_PROG0</td>
</tr>
</tbody>
</table>

This register must be configured coherently with configured state machines for the correct operation of the device. The maximum allowed value is 16 (0x10).

3.1.3.13 FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh)
The FSM_START_ADD_L (7Eh) and FSM_START_ADD_H (7Fh) registers are used to set the FSM program start
address.

Table 50. FSM_START_ADD_L (7Eh) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM_START 7</td>
<td>FSM_START 6</td>
<td>FSM_START 5</td>
<td>FSM_START 4</td>
<td>FSM_START 3</td>
<td>FSM_START 2</td>
<td>FSM_START 1</td>
<td>FSM_START 0</td>
</tr>
</tbody>
</table>

The value of this register must be set equal to ‘00h’ for the correct operation of the device.

Table 51. FSM_START_ADD_H (7Fh) register

<table>
<thead>
<tr>
<th>Bit7</th>
<th>Bit6</th>
<th>Bit5</th>
<th>Bit4</th>
<th>Bit3</th>
<th>Bit2</th>
<th>Bit1</th>
<th>Bit0</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSM_START 16</td>
<td>FSM_START 15</td>
<td>FSM_START 14</td>
<td>FSM_START 13</td>
<td>FSM_START 12</td>
<td>FSM_START 11</td>
<td>FSM_START 10</td>
<td>FSM_START 9</td>
</tr>
</tbody>
</table>

The value of this register must be set equal to ‘04h’ for the correct operation of the device.
3.2 Program block
Output data coming from the Signal Conditioning block are sent to the FSM block, composed of 16 Program blocks. Each Program block, as shown in the following figure, consists of:

- an Input Selector block, that selects the desired input data signal that will be processed by the program;
- a Code block, composed of the data and the instructions that will be executed.

![Diagram of Program block]

**Input Selector block**
The Input Selector block allows the selection of the input data signal between the following physical sensor data signals or internally calculated data signals:

- LSM6DSO accelerometer data, with pre-computed norm (V);
- LSM6DSO gyroscope data, with pre-computed norm (V);
- external sensor (e.g. magnetometer) data, with pre-computed norm;
- internally calculated angles, with pre-computed norm (V).

The signal bandwidth of the accelerometer and gyroscope depends on the device configuration. For additional information, please refer to AN5192 available at www.st.com. The Program block executes the configured program (Code block) by processing the selected input signal and generating the corresponding Program Output signals, according to the purpose of the program.

**Note:** SINMUX command can be used by the user inside the program instructions section to dynamically switch the desired input signal for the Program block. Refer to SINMUX (23h) for additional and detailed information about SINMUX command.

**Code block**
The FSM Program\textsubscript{x} Code block contains the state machine program. The structure of a single program is shown in the following figure; it is composed of:

- a Data section, composed of a fixed part (same size for all the FSMs), and a variable part (specific size for each FSM);
- an Instruction section, composed of conditions and commands.

Each program can generate an Interrupt\textsubscript{x} signal and modify the corresponding FSM\_OUTS\textsubscript{x} register value, according to processed sample sets coming from the Input\textsubscript{x} signal.
All FSM programs are stored consecutively in a set of reserved embedded advanced features registers, as shown in the following figure. The maximum allowed size for each program is 256 bytes.

*Note: FSMs have to be reconfigured each time the device is powered on.*
The FSM interrupt signal is generated when the end state is reached or when some specific command is performed (OUTC / CONT / CONTREL commands). When an interrupt is generated, the corresponding temporary mask value is transmitted to its corresponding FSM_OUTS[1:6] embedded function register.

The FSM long counter interrupt signal is generated when the long counter value, stored in the FSM_LONG_COUNTER_L/H embedded function register, reaches the configured long counter timeout value in FSM_LC_TIMEOUT_L/H embedded advanced features register (page 1).

The FSM interrupt and the FSM long counter interrupt signals can be checked by reading the dedicated register:

- EMB_FUNC_STATUS_MAINPAGE (35h) register and EMB_FUNC_STATUS (12h) embedded function register for the long counter interrupt status;
- FSM_STATUS_A_MAINPAGE (36h) and FSM_STATUS_B_MAINPAGE (37h) registers or FSM_STATUS_A (13h) and FSM_STATUS_B (14h) embedded function register for FSM interrupt status.

The FSM interrupt signal can be driven to the INT1/INT2 interrupt pin by setting the dedicated bit:

- INT1_FSM_LC/INT2_FSM_LC bit of the EMB_FUNC_INT1/EMB_FUNC_INT2 embedded function register to 1;
- INT1_FSM[1:16]/INT2_FSM[1:16] bit of the FSM_INT1_A/FSM_INT1_B/FSM_INT2_A/FSM_INT2_B embedded function register to 1;

Note: In both of the above cases it is mandatory to also enable the routing of the embedded functions event to the INT1/INT2 interrupt pin by setting the INT1_EMB_FUNC/INT2_EMB_FUNC bit of the MD1_CFG/MD2_CFG register.

The behavior of the interrupt signal is pulsed by default. The duration of the pulse depends on the faster enabled sensor:

- If the accelerometer ODR is greater than the gyroscope ODR, the pulse duration is equal to 1/ODRXL;
- If the gyroscope ODR is greater than the accelerometer ODR, the pulse duration is equal to 1/ODRG;

Note: Minimum pulse duration is 1/104 Hz (~9.6 msec).

Latched mode can be enabled by setting the EMB_FUNC_LIR bit of the PAGE_RW (17h) embedded functions register to 1. In this case, the interrupt signal is reset by reading:

- EMB_FUNC_STATUS_MAINPAGE (35h) register and EMB_FUNC_STATUS (12h) embedded function registers for long counter interrupt status;
- FSM_STATUS_A_MAINPAGE (36h) and FSM_STATUS_B_MAINPAGE (37h) registers or FSM_STATUS_A (13h) and FSM_STATUS_B (14h) embedded function registers for FSM interrupt status.
The Fixed Data section stores information about the Variable Data section and the Instructions section: it is composed of six bytes and it is located at the beginning of each program. The following figure shows the structure of the Fixed Data section.

**Figure 8. Fixed Data section**

<table>
<thead>
<tr>
<th>NAME</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>CONFIG A</td>
<td>NR_THRESH(1:0)</td>
<td>NR_MASK(1:0)</td>
<td>NR_LTIMER(1:0)</td>
<td>NR_TIMER(1:0)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>CONFIG B</td>
<td>DES</td>
<td>HYST</td>
<td>ANGLE</td>
<td>PAS</td>
<td>-</td>
<td>STOPDONE</td>
<td>LC</td>
</tr>
<tr>
<td>2</td>
<td>SIZE</td>
<td>PROGRAM_SIZE(7:0)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>SETTINGS</td>
<td>MASKSEL(1:0)</td>
<td>SIGNED</td>
<td>R_TAM</td>
<td>THRSSEL</td>
<td>IN_SEL(2:0)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>RESET POINTER</td>
<td>RESET_POINTER(7:0)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>PROGRAM POINTER</td>
<td>PROGRAM POINTER(7:0)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: Green colored bits have to be set according to program purposes, while red bits have to be set to ‘0’ when the program is loaded into the embedded advanced features registers page (they are automatically configured by the FSM logic).

The first two bytes store the amount of resources used by the program, while other bytes are used by the device to store the program status.

- With CONFIG_A it is possible to declare:
  - up to 3 thresholds (NR_THRESH bits);
  - up to 3 masks (NR_MASK bits);
  - up to 2 long (16 bits) timers (NR_LTIMER bits);
  - up to 2 short (8 bits) timers (NR_TIMER bits).
- With CONFIG_B it is possible to declare:
  - a decimation factor for incoming ODR (DES bit);
  - a hysteresis value (HYST bit);
  - usage of gyroscope angles, that have to be computed and stored (ANGLE bit);
  - usage of previous axis signs, that have to be computed and stored (PAS bit);
  - usage of the long counter, common to all state machines (LC bit).
- The SIZE parameter stores the length in bytes of the whole program (sum of Fixed Data section size, Variable Data section size and Instruction section size). The SIZE byte must always be an even number. If the size of the program is odd, an additional STOP state has to be added at the bottom of the Instruction section.
- The SETTINGS parameter stores the current program status (selected mask, selected threshold, input signal, etc…).
- The RESET POINTER (RP) and PROGRAM POINTER (PP) store respectively the reset pointer relative address (jump address when a RESET condition is true) and the program pointer relative address (address of the instruction under execution during the current sample time). Address 00h is referred to CONFIG_A byte.

Note: When PP is equal to ‘0’, the device automatically runs the Start routine (refer to Section 9 Start routine for additional information) in order to properly initialize the internal variables and parameters of the state machine. This is mandatory for a correct operation of the device.
5.1 Long Counter

The long counter is a temporary counter resource available to the user; it’s possible to increment its value, stored in the FSM_LONG_COUNTER_L (47h) and FSM_LONG_COUNTER_H (48h) registers, by using the INCR command.

This resource is common to all programs and does not need additional allocated resources in the Variable Data section. In order to use the long counter resource, the LC bit of CONFIG_B byte must be set to ‘1’.

When the long counter value (FSM_LONG_COUNTER_L (47h) and FSM_LONG_COUNTER_H (48h) registers) is equal to the configured long counter timeout value (FSM_LC_TIMEOUT_L (7Ah) and FSM_LC_TIMEOUT_H (7Bh) registers), the IS_FSM_LC status bit of the EMB_FUNC_STATUS (12h) register is set to ‘1’.

It is possible to route this signal to the:

- INT1 pin if both the:
  - INT1_FSM_LC bit of the EMB_FUNC_INT1 (0Ah) register is set to 1;
  - INT1_EMB_FUNC bit of the MD1_CFG (5Eh) is set to ‘1’.

- INT2 pin if both the:
  - INT2_FSM_LC bit of the EMB_FUNC_INT2 (0Eh) register is set to 1;
  - INT2_EMB_FUNC bit of the MD2_CFG (5Fh) is set to ‘1’.

In order to clear the IS_FSM_LC status bit, it is necessary to set the FSM_LC_CLEAR bit of the FSM_LONG_COUNTER_CLEAR (4Ah) register to ‘1’. The next time an INCR command is performed, the reset procedure starts. When the reset procedure is completed, the FSM_LC_CLEARED bit of the FSM_LONG_COUNTER_CLEAR (4Ah) register is automatically set to ‘1’. Finally, the FSM_LC_CLEAR bit of the FSM_LONG_COUNTER_CLEAR (4Ah) register bit has to be manually reset to ‘0’.
The Variable Data section is located below the corresponding Fixed Data section of a program, and its size depends on the amount of resources defined in the Fixed Data section. Each resource enumerated in the Fixed Data section is then allocated in the Variable Data section, with proper size and at the proper position. The following figure shows the structure of the Variable Data section.

![Figure 9. Variable Data section](image)

<table>
<thead>
<tr>
<th>NAME</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>THRESH1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>THRESH2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>THRESH3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>HYST</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MASK</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMASK</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MASKC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TMAKTEC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DELTAT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DX</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DY</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DZ</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DV</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIMER1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIMER2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIMER3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>TIMER4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DEST</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>DESC</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

As shown in the table above, the maximum size of the Variable Data section is 35 bytes. If the program requires fewer resources, the size allocated for the Variable Data section is lower.

*Note: The usage of the resources declared in the Fixed Data section starts always from the lowest resource number. For example if the user defines NR_THRESH = ‘10’ in the Fixed Data section (two thresholds defined), available thresholds that can be used in the program are THRESH1 and THRESH2, while THRESH3 is not available and the bytes corresponding to THRESH3 are not allocated (all the resources below THRESH2 are shifted up).*
\section*{6.1 Thresholds}

Threshold resources are used to check and validate values assumed by the selected input signal (through the \texttt{SINMUX} command) and axis (through \texttt{MASKS}) in comparison conditions.

Thresholds can be signed or unsigned: it is possible to move from signed to unsigned mode by using the \texttt{SSIGN0} / \texttt{SSIGN1} commands. In signed mode, signal and threshold keep their original sign in the comparison. In unsigned mode, the comparison is performed between the absolute values of both signal and threshold.

By setting the \texttt{NR\_THRESH[1:0]} bits of \texttt{CONFIG\_A} byte, the corresponding number of thresholds can be configured in the Variable Data section, as described below:

- \texttt{NR\_THRESH[1:0]} = '00': no thresholds are allocated in the Variable Data section.
- \texttt{NR\_THRESH[1:0]} = '01': only \texttt{THRESH1[15:0]} is allocated in the Variable Data section.
- \texttt{NR\_THRESH[1:0]} = '10': \texttt{THRESH1[15:0]} and \texttt{THRESH2[15:0]} are allocated in the Variable Data section.
- \texttt{NR\_THRESH[1:0]} = '11': \texttt{THRESH1[15:0]}, \texttt{THRESH2[15:0]} and \texttt{THRESH3[15:0]} are allocated in the Variable Data section.

Involved commands:
- \texttt{STHR1} / \texttt{STHR2};
- \texttt{SELTTHR1} / \texttt{SELTTHR3};
- \texttt{SSIGN0} / \texttt{SSIGN1}.

Involved conditions:
- \texttt{GNTH1} / \texttt{GNTH2} / \texttt{GLTH1} / \texttt{GRTH1};
- \texttt{LNTH1} / \texttt{LNTH2} / \texttt{LLTH1} / \texttt{LRTH1}.

\section*{6.2 Hysteresis}

The hysteresis resource affects the current threshold value when a threshold comparison is performed. If the hysteresis resource is used, the hysteresis value is automatically:

- added to the threshold used in all "GREATER THAN" conditions (\texttt{GNTH1}, \texttt{GNTH2}, \texttt{GLTH1} and \texttt{GRTH1});
- subtracted from the threshold used in all "LESS THAN" conditions (\texttt{LNTH1}, \texttt{LNTH2}, \texttt{LLTH1} and \texttt{LRTH1}).

Examples:
- if "\texttt{GNTH1}" condition is performed, the threshold used is: \texttt{THRESH1} + Hysteresis;
- if "\texttt{LNTH2}" condition is performed, the threshold used is: \texttt{THRESH2} – Hysteresis.

By setting the \texttt{HYST} bit of \texttt{CONFIG\_B} byte to ‘1’, the \texttt{HYSTERESIS[15:0]} resource can be properly configured in the Variable Data section.

Involved commands:
- N/A.

Involved conditions:
- \texttt{GNTH1} / \texttt{GNTH2} / \texttt{GLTH1} / \texttt{GRTH1};
- \texttt{LNTH1} / \texttt{LNTH2} / \texttt{LLTH1} / \texttt{LRTH1}.

\textit{Note: Hysteresis does not affect zero-crossing conditions.}
6.3 Masks / temporary masks

Masks / temporary masks are used to enable or disable mask action on the input data (X, Y, Z, V) when a condition is performed. If a mask bit is set to 1, then the corresponding axis and sign is enabled, otherwise it is disabled. Masks are used in threshold comparison conditions or zero-crossing detection. Masks allow inverting the sign of the input signal by enabling the corresponding axis bit with a minus sign. Masks are composed of 8 bits (2 bits for each axis), as shown below:

+X  -X  +Y  -Y  +Z  -Z  +V  -V

For each axis, it is possible to configure four different mask settings:
1. Positive axis bit = 0 / Negative axis bit = 0, axis is disabled;
2. Positive axis bit = 0 / Negative axis bit = 1, axis with opposite sign is enabled;
3. Positive axis bit = 1 / Negative axis bit = 0, axis with current sign is enabled;
4. Positive axis bit = 1 / Negative axis bit = 1, axis with current sign and axis with opposite sign are enabled.

When a program is enabled, the value of each mask is copied inside the related temporary mask (TM), that will be used during execution of conditions. Each time a condition is issued, the result of the condition is stored again in the temporary mask (it affects also consecutive conditions).

Example:
• "GNTH1" condition;
• THRESH1 = 0.50 g;
• MASKA = 12h (00010010b) → -Y and +V are enabled;
• Current input accelerometer sample = [0.72 -0.45 0.77 1.15].

<table>
<thead>
<tr>
<th>TM before the condition</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Accelerometer sample</td>
<td>0.72</td>
<td>-0.72</td>
<td>-0.45</td>
<td>0.45</td>
<td>0.77</td>
<td>-0.77</td>
<td>1.15</td>
<td>-1.15</td>
</tr>
<tr>
<td>TM after the condition</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

It is possible to reset the temporary mask value to the mask value in following conditions:
• anytime there is a reset condition;
• when executing a CONTREL command;
• when executing a REL command;
• after each true next condition, if an SRTAM1 command has been previously issued.

By setting the NR_MASK[1:0] bits of CONFIG_A byte, the corresponding number of masks can be configured in the variable data section, as described below:
• NR_MASK[1:0] = '00': no masks are allocated in the variable data section;
• NR_MASK[1:0] = '01': only MASKA[7:0]/TMASKA[7:0] are allocated in the variable data section;
• NR_MASK[1:0] = '10': MASKA[7:0]/TMASKA[7:0] and MASKB[7:0]/TMASKB[7:0] are allocated in the variable data section;
• NR_MASK[1:0] = '11': MASKA[7:0]/TMASKA[7:0], MASKB[7:0]/TMASKB[7:0] and MASKC[7:0]/TMASKC[7:0] are allocated in the variable data section.

Involved commands:
• SELMA / SELMB / SELMC;
• SMA / SMB / SMC;
• REL;
• SRTAM0 / SRTAM1;
• SWAPMSK;
• SISW.

Involved conditions:
• GNTH1 / GNTH2 / GLTH1 / GRTH1;
• LNTH1 / LNTH2 / LLTH1 / LRTH1;
• PZC / NZC.
6.4 DeltaT, DX, DY, DZ, DV

Angle resources can be used instead of angular velocity data when a condition is issued. The angle computation is performed internally: gyroscope data are automatically multiplied by the DELTAT value, and the results are added to corresponding angle axis bytes (DX, DY, DZ and DV). This occurs when the program uses as input signal the integrated gyroscope signal (SINMUX command, with ‘7’ as parameter).

There are two reset-angle modalities:

- by default, angular velocity integration is cleared each time a reset or next condition is true. In this case, computed angles (DX, DY, DZ and DV bytes) will restart from zero when a new sample arrives;
- if the program contains a CANGLE command, a different reset-angle modality is used. In this case, integrated angles are cleared:
  - if a CANGLE command is performed (when a new sample arrives);
  - only if a reset condition is true.

By setting the ANGLE bit of the CONFIG_B byte to ‘1’, 10 bytes (DELTAT, DX, DY, DZ and DV) are allocated in the variable data sections: DELTAT resource has to be set equal to current FSM_ODR cycle time in seconds (half floating point (16 bits) format). If a CANGLE command is expected to be used, also the PAS bit of the CONFIG_B byte has to be set to ‘1’.

Involved commands:

- CANGLE.

Involved conditions:

- GNTH1 / GNTH2 / GLTH1 / GRTH1;
- LNTH1 / LNTH2 / LLTH1 / LRTH1;
- PZC / NZC.

6.5 TC and timers

Timer resources are used to manage event durations. It is possible to declare two kinds of timer resources: long timers (16 bits) and short timers (8 bits). The time base is set by the FSM_ODR[1:0] bits of the EMB_FUNC_ODR_CFG_B (5Fh) register, including the decimation factor if used. Long timer resources are called TI1 and TI2, while short timer resources are called TI3 and TI4. An additional internal Timer Counter (TC) is used as temporary counter to check if a timer has elapsed. The TC value can be preloaded with two different modalities, selectable by using the SCTC0 / SCTC1 commands:

- SCTC0 mode (default): when the program pointer moves to a state with a timeout condition, the TC value is always preloaded to the corresponding timer value. In this modality, the timer duration affects one state only.
- SCTC1 mode: when the program pointer moves to a state with a timeout condition, there are two different scenarios depending on which timer is used on the new state:
  - if the timer used in the new state is different from the timer used in the previous state, the TC value is preloaded to the corresponding timer value. In this modality, the timer duration affects one state only (same as SCTC0 mode);
  - if the timer used in the new state is the same used in the previous state, the TC value is not preloaded. The TC value continues to be decreased starting from its previous value. In this modality, the timer duration could affect more states.

The TC value is decreased by 1 each time a new sample occurs: if TC reaches ‘0’, the condition is true.

Example:

- Timer TI3 is set equal to 10. Consider the following states:
  - S0 - SCTC0 or SCTC1
  - S1 - TI3 | GNTH1
  - S2 - TI3 | LNTH2
  - S3 - TI3 | GNTH1
  - TI3 = 0Ah (10 samples);

Depending on S0, there are two different state machine behaviors:

- SCTC0 case: the TC byte is always preloaded (when the program pointer moves to states S1, S2 and S3) and each condition is checked for a maximum of 10 samples. This means that all conditions can be verified in a maximum of 30 samples;
• SCTC1 case: the TC byte is preloaded only when the program pointer moves to S1 (and is not preloaded when it moves to S2 and S3), and all conditions have to be verified in a maximum of 10 samples. SCTC1 modality is typically used when different conditions have to be verified in the same time window.

By setting the NR_LTIMER[1:0] bits of the CONFIG_A byte, the corresponding number of long timers can be configured in the variable data section, as described below:
• NR_LTIMER[1:0] = '00': no long timers are allocated in the variable data section;
• NR_LTIMER[1:0] = '01': TIMER1[15:0] is allocated in the variable data;
• NR_LTIMER[1:0] = ‘10’: TIMER1[15:0] and TIMER2[15:0] are allocated in the variable data section.

By setting the NR_TIMER[1:0] bits of the CONFIG_A byte, the corresponding number of short timers can be configured in the variable data section, as described below:
• NR_TIMER[1:0] = '00': no short timers are allocated in the variable data section;
• NR_TIMER[1:0] = '01': TIMER3[7:0] is allocated in the variable data;
• NR_TIMER[1:0] = ‘10’: TIMER3[7:0] and TIMER4[7:0] are allocated in the variable data section.

Below the size of the TC resource:
• if NR_LTIMER[1:0] = '00' and NR_TIMER[1:0] = '00', TC resource is not allocated;
• if NR_LTIMER[1:0] = '00' and NR_TIMER[1:0] ≠ '00', TC resource occupies one byte;
• if NR_LTIMER[1:0] ≠ '00' and NR_TIMER[1:0] = '00', TC resource occupies two bytes;
• if NR_LTIMER[1:0] ≠ '00' and NR_TIMER[1:0] ≠ '00', TC resource occupies two bytes;

Involved commands:
• STIMER3 / STIMER4;
• SCTC0 / SCTC1.

Involved conditions:
• TI1 / TI2 / TI3 / TI4.

6.6 Decimator

The decimator resource is used to reduce the sample rate of the data going to the Finite State Machine. By setting the DES bit of the CONFIG_B byte to ‘1’, the DEST and DESC bytes can be properly configured in the variable data section. The DEST value is the desired decimation factor, while the DESC value is the internal counter (automatically managed by the device). The decimation factor is related to the FSM_ODR[1:0] bits of the EMB_FUNC_ODR_CFG_B (5Fh) register, according to following formula:

\[
\text{PROGRAM_ODR} = \frac{\text{FSM_ODR}}{\text{DEST}}
\]

At startup:
DEST = DEST (initial decimation value)
when sample clock occurs:
DESC = DESC - 1

When DESC is equal to 0, the current sample is used as the new input for the state machine, and the DESC value is set to the initial decimation value again.

Commands involved:
• N/A.

Conditions involved:
• N/A.

Note: The minimum meaningful value for DEST is ‘2’.
6.7 Previous axis sign

The previous axis sign resource is used to store the sign of the previous sample: this information is used in zero-crossing conditions.

By setting the PAS bit of the CONFIG_B byte to ‘1’, the PAS byte is allocated in the variable data section (the PAS byte value is automatically managed by the device). This is mandatory if a zero-crossing condition (NZC or PZC) is expected to be used in the program.

Involved commands:
• SSIGN0 / SSIGN1.

Involved conditions:
• PZC / NZC.

Note: If the SSIGN0 command is performed, NZC and PZC are used as a generic ZC condition.
The Instructions section is defined below the variable data section and is composed of a series of states that implement the algorithm logic. Each state is characterized by one 8-bit operation code (opcode), and each opcode can implement a command or a RESET/NEXT condition:

1. Commands are used to perform special tasks for flow control, output and synchronization. Some commands may have parameters, executed as one single-step command;
2. RESET/NEXT conditions are a combination of two conditions (4 bits for RESET condition and 4 bits for NEXT condition) that are used to reset or continue the program flow.

The opcodes have a direct effect on registers and internal state machine memories. For some opcodes, additional side effects can occur (such as update of status information).

A RESET/NEXT condition or a command, eventually followed by parameters, represents an instruction, also called program state. They are the building blocks of the instructions section of a program.

### 7.1 Reset/Next conditions

RESET/NEXT conditions are used to reset or continue the program flow. RESET/NEXT conditions are executed in one single state when a new sample set is ready.

The RESET condition is defined in the opcode MSB part while the NEXT condition is defined in the opcode LSB part. As shown in the following figure, the RESET condition is always performed before the NEXT condition, that is evaluated only when the RESET condition is not satisfied.

When both conditions (NEXT and RESET) are not satisfied, the state machine waits for a new sample set (X, Y, Z, V) and starts the evaluation again in the same state.

A transition to the reset pointer occurs whenever the “RESET condition” is true (PP = RP).

A transition to the next step occurs whenever the “RESET condition” is false and “NEXT condition” is true and (PP = PP + 1).

![Figure 10. Single state description](image-url)

**Note:** The RESET condition is always evaluated before the NEXT condition. By default, the reset pointer (RP) is set to the first state, but it is possible to dynamically change the reset pointer (RP) by using SRP/CRP commands.

Since a condition is coded over four bits, a maximum of sixteen different conditions can be coded: the list of available conditions is shown in the following table. There are three types of conditions:

- timeouts: these conditions are true when the TC counter, preloaded with a timer value, reaches zero;
threshold comparisons: these conditions are true when enabled inputs such as accelerometer XYZ axis or norm are higher (or lower) than a programmed threshold;

\[ V = \sqrt{x^2 + y^2 + z^2} \]

zero-crossing detection: these conditions are true when an enabled input crosses the zero level.

### Table 52. Conditions

<table>
<thead>
<tr>
<th>OP code</th>
<th>Mnemonic</th>
<th>Description</th>
<th>Note</th>
<th>Resources needed</th>
</tr>
</thead>
<tbody>
<tr>
<td>0h</td>
<td>NOP</td>
<td>No operation</td>
<td>Execution moves to another condition</td>
<td>N/A</td>
</tr>
<tr>
<td>1h</td>
<td>TI1</td>
<td>Timer 1 (16-bit value) valid</td>
<td>No evaluation of data samples</td>
<td>TC, TIMER1</td>
</tr>
<tr>
<td>2h</td>
<td>TI2</td>
<td>Timer 2 (16-bit value) valid</td>
<td></td>
<td>TC, TIMER1, TIMER2</td>
</tr>
<tr>
<td>3h</td>
<td>TI3</td>
<td>Timer 3 (8-bit value) valid</td>
<td></td>
<td>TC, TIMER3</td>
</tr>
<tr>
<td>4h</td>
<td>TI4</td>
<td>Timer 4 (8-bit value) valid</td>
<td></td>
<td>TC, TIMER3, TIMER4</td>
</tr>
<tr>
<td>5h</td>
<td>GNTH1</td>
<td>Any triggered axis &gt; THRESH1</td>
<td>Input signal, triggered with mask, compared to threshold</td>
<td>THRESH1, one MASK</td>
</tr>
<tr>
<td>6h</td>
<td>GNTH2</td>
<td>Any triggered axis &gt; THRESH2</td>
<td></td>
<td>THRESH1, THRESH2, one MASK</td>
</tr>
<tr>
<td>7h</td>
<td>LNTH1</td>
<td>Any triggered axis ≤ THRESH1</td>
<td></td>
<td>THRESH1, one MASK</td>
</tr>
<tr>
<td>8h</td>
<td>LNTH2</td>
<td>Any triggered axis ≤ THRESH2</td>
<td></td>
<td>THRESH1, THRESH2, one MASK</td>
</tr>
<tr>
<td>9h</td>
<td>GLTH1</td>
<td>All triggered axes &gt; THRESH1</td>
<td></td>
<td>THRESH1, one MASK</td>
</tr>
<tr>
<td>Ah</td>
<td>LLTH1</td>
<td>All triggered axes ≤ THRESH1</td>
<td></td>
<td>THRESH1, one MASK</td>
</tr>
<tr>
<td>Bh</td>
<td>GRTH1</td>
<td>Any triggered axis &gt; -THRESH1</td>
<td></td>
<td>THRESH1, one MASK</td>
</tr>
<tr>
<td>Ch</td>
<td>LRTH1</td>
<td>Any triggered axis ≤ -THRESH1</td>
<td></td>
<td>THRESH1, one MASK</td>
</tr>
<tr>
<td>Dh</td>
<td>PZC</td>
<td>Any triggered axis crossed zero value, with positive slope</td>
<td>Input signal, triggered with mask, crossing zero value</td>
<td>PAS</td>
</tr>
<tr>
<td>Eh</td>
<td>NZC</td>
<td>Any triggered axis crossed zero value, with negative slope</td>
<td></td>
<td>PAS</td>
</tr>
<tr>
<td>Fh</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
</tbody>
</table>

The last column of the table above indicates the resource needed by the conditions. These resources are allocated inside the Variable Data section and can be different between one FSM and another. For correct FSM behavior, it is mandatory to set the amount of resources needed by each program in the fixed data section.

Note: Having the same condition for the NEXT and the RESET condition does not make sense. Consequently, Opcodes such as 11h do not implement the TI1 | TI1 condition, but implement some commands: for example, the opcode 11h implements the CONT command.
7.1.1 **NOP (0h)**
Description: NOP (no operation) is used as filler for the RESET/NEXT pair for some particular conditions which don’t need an active opposite condition.
Actions:
- If NOP is in RESET condition: when a new sample set is ready, evaluates only the NEXT condition;
- If NOP is in NEXT condition: when a new sample set is ready, evaluates only the RESET condition.

7.1.2 **TI1 (1h)**
Description: TI1 condition counts and evaluates the counter value of the TC bytes.
Action:
- When the program pointer moves to a state with a TI1 condition, TC = TIMER1;
- When a new sample set (X, Y, Z, V) occurs, then TC = TC – 1:
  - If TC > 0, continue comparisons in the current state (wait for new samples);
  - If TC = 0, the condition is valid:
    - If TI1 is in RESET position, PP = RP;
    - If TI1 is in NEXT position, PP = PP + 1.

7.1.3 **TI2 (2h)**
Description: TI2 condition counts and evaluates the counter value of the TC bytes.
Action:
- When the program pointer moves to a state with a TI2 condition, TC = TIMER2;
- When a new sample set (X, Y, Z, V) occurs, then TC = TC – 1:
  - If TC > 0, continue comparisons in the current state (wait for new samples);
  - If TC = 0, the condition is valid:
    - If TI2 is in RESET position, PP = RP;
    - If TI2 is in NEXT position, PP = PP + 1.

7.1.4 **TI3 (3h)**
Description: TI3 condition counts and evaluates the counter value of the TC byte.
Action:
- When the program pointer moves to a state with a TI3 condition, TC = TIMER3;
- When a new sample set (X, Y, Z, V) occurs, then TC = TC – 1:
  - If TC > 0, continue comparisons in the current state (wait for new samples);
  - If TC = 0, the condition is valid:
    - If TI3 is in RESET position, PP = RP;
    - If TI3 is in NEXT position, PP = PP + 1.

7.1.5 **TI4 (4h)**
Description: TI4 condition counts and evaluates the counter value of the TC byte.
Action:
- When the program pointer moves to a state with a TI4 condition, TC = TIMER4;
- When a new sample set (X, Y, Z, V) occurs, then TC = TC – 1:
  - If TC > 0, continue comparisons in the current state (wait for new samples);
  - If TC = 0, the condition is valid:
    - If TI4 is in RESET position, PP = RP;
    - If TI4 is in NEXT position, PP = PP + 1.
7.1.6 **GNTH1 (5h)**
Description: GNTH1 condition is valid if any triggered axis of the data sample set (X, Y, Z, V) is greater than threshold 1 level. Threshold is: THRESH1 + HYST.

*Note: The HYST value is involved in the threshold comparison only if the CONFIG_A(HYST) bit of the fixed data section is set to '1' and the HYST value in the variable data section is not '0'.*

Action:
- When a new sample set (X, Y, Z, V) occurs, check the condition:
  - If GNTH1 is valid and it is in RESET position, PP = RP;
  - If GNTH1 is valid and it is in NEXT position, PP = PP + 1.

7.1.7 **GNTH2 (6h)**
Description: GNTH2 condition is valid if any triggered axis of the data sample set (X, Y, Z, V) is greater than threshold 2 level. Threshold is: THRESH2 + HYST.

*Note: The HYST value is involved in the threshold comparison only if the CONFIG_A(HYST) bit of the fixed data section is set to '1' and the HYST value in the variable data section is not '0'.*

Action:
- When a new sample set (X, Y, Z, V) occurs, check the condition:
  - If GNTH2 is valid and it is in RESET position, PP = RP;
  - If GNTH2 is valid and it is in NEXT position, PP = PP + 1.

7.1.8 **LNTH1 (7h)**
Description: LNTH1 condition is valid if any triggered axis of the data sample set (X, Y, Z, V) is lower than or equal to threshold 1 level. Threshold is: THRESH1 - HYST.

*Note: The HYST value is involved in the threshold comparison only if the CONFIG_A(HYST) bit of the fixed data section is set to ‘1’ and the HYST value in variable data section is not ‘0’.*

Action:
- When a new sample set (X, Y, Z, V) occurs, check the condition:
  - If LNTH1 is valid and it is in RESET position, PP = RP;
  - If LNTH1 is valid and it is in NEXT position, PP = PP + 1.

7.1.9 **LNTH2 (8h)**
Description: LNTH2 condition is valid if any triggered axis of the data sample set (X, Y, Z, V) is lower than or equal to threshold 2 level. Threshold is: THRESH2 - HYST.

*Note: The HYST value is involved in the threshold comparison only if the CONFIG_A(HYST) bit of the fixed data section is set to ‘1’ and the HYST value in variable data section is not ‘0’.*

Action:
- When a new sample set (X, Y, Z, V) occurs, check the condition:
  - If LNTH2 is valid and it is in RESET position, PP = RP;
  - If LNTH2 is valid and it is in NEXT position, PP = PP + 1.

7.1.10 **GLTH1 (9h)**
Description: GLTH1 condition is valid if all axes of the data sample set (X, Y, Z, V) are greater than threshold 1 level. Threshold is: THRESH1 + HYST.

*Note: The HYST value is involved in the threshold comparison only if the CONFIG_A(HYST) bit of the fixed data section is set to ‘1’ and the HYST value in variable data section is not ‘0’.*

Action:
- When a new sample set (X, Y, Z, V) occurs, check the condition:
  - If GLTH1 is valid and it is in RESET position, PP = RP;
  - If GLTH1 is valid and it is in NEXT position, PP = PP + 1.
7.1.11 LLTH1 (Ah)
Description: LLTH1 condition is valid if all axes of the data sample set (X, Y, Z, V) are lower less than or equal to threshold 1 level. Threshold is: THRESH1 - HYST.
Note: The HYST value is involved in the threshold comparison only if the CONFIG_A(HYST) bit of the fixed data section is set to ‘1’ and the HYST value in variable data section is not ‘0’.
Action:
• When a new sample set (X, Y, Z, V) occurs, check the condition:
  – If LLTH1 is valid and it is in RESET position, PP = RP;
  – If LLTH1 is valid and it is in NEXT position, PP = PP + 1.

7.1.12 GRTH1 (Bh)
Description: GRTH1 condition is valid if any triggered axis of the data sample set (X, Y, Z, V) is greater than threshold 1 level. Threshold is: – (THRESH1 + HYST).
Note: The HYST value is involved in the threshold comparison only if the CONFIG_A(HYST) bit of the fixed data section is set to ‘1’ and the HYST value in variable data section is not ‘0’.
Action:
• When a new sample set (X, Y, Z, V) occurs, check the condition:
  – If GRTH1 is valid and it is in RESET position, PP = RP;
  – If GRTH1 is valid and it is in NEXT position, PP = PP + 1.

7.1.13 LRTH1 (Ch)
Description: LRTH1 condition is valid if any triggered axis of the data sample set (X, Y, Z, V) is less than or equal to threshold 1 level. Threshold is: – (THRESH1 – HYST).
Note: The HYST value is involved in the threshold comparison only if the CONFIG_A(HYST) bit of the fixed data section is set to ‘1’ and the HYST value in variable data section is not ‘0’.
Action:
• When a new sample set (X, Y, Z, V) occurs, check the condition:
  – If LRTH1 is valid and it is in RESET position, PP = RP;
  – If LRTH1 is valid and it is in NEXT position, PP = PP + 1.

7.1.14 PZC (Dh)
Description: PZC condition is valid if any triggered axis of the data sample set (X, Y, Z, V) crossed the zero level, with a positive slope.
Action:
• When a new sample set (X, Y, Z, V) occurs, check the condition:
  – If a zero-crossing event with positive slope occurs and PZC is in RESET position, PP = RP;
  – If a zero-crossing event with positive slope occurs and PZC is in NEXT position, PP = PP + 1.

7.1.15 NZC (Eh)
Description: NZC condition is valid if any triggered axis of the data sample set (X, Y, Z, V) crossed the zero level, with a negative slope.
Action:
• When a new sample set (X, Y, Z, V) occurs, check the condition:
  – If a zero-crossing event with negative slope occurs and NZC is in RESET position, PP = RP;
  – If a zero-crossing event with negative slope occurs and NZC is in NEXT position, PP = PP + 1.
7.2 Commands

Commands are used to modify the program behavior in terms of flow control, output and synchronization. Commands are immediately executed (no need for a new sample set): when a command is executed, the program pointer is set to the next line, that is immediately evaluated:

- if new line is a command, it is immediately executed again;
- if new line is a condition, it will be executed when the next sample is processed.

Some commands may need parameters that must be defined (through dedicated opcodes reporting the parameter value) just below the command opcode. Refer to the example below that shows three consecutive opcodes used to dynamically change the value of the "THRESH1" resource when the STHR1 command is executed:

"AAh" (STHR1 command)
"CDh" (1st parameter)
"3Ch" (2nd parameter)

When the program pointer reaches the "AAh" (STHR1 command) state, the device recognizes that this is a command which requires two parameters: these three states are immediately executed without waiting for a new sample set. After the command execution is completed, the THRESH1 resource value is set to "3CCDh", equal to "1.2".

### Table 53. List of commands

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Mnemonic</th>
<th>Description</th>
<th>Parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>STOP</td>
<td>Stop execution, and wait for a new start from reset pointer</td>
<td>None</td>
</tr>
<tr>
<td>11h</td>
<td>CONT</td>
<td>Continues execution from reset pointer</td>
<td>None</td>
</tr>
<tr>
<td>22h</td>
<td>CONTREL</td>
<td>Continues execution from reset pointer, resetting temporary mask</td>
<td>None</td>
</tr>
<tr>
<td>33h</td>
<td>SRP</td>
<td>Set reset pointer to next address/state</td>
<td>None</td>
</tr>
<tr>
<td>44h</td>
<td>CRP</td>
<td>Clear reset pointer to first program line</td>
<td>None</td>
</tr>
<tr>
<td>55h</td>
<td>SETP</td>
<td>Set parameter in program memory</td>
<td>Byte 1: address</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Byte 2: value</td>
</tr>
<tr>
<td>66h</td>
<td>SELMA</td>
<td>Select MASKA and TMASKA as current mask</td>
<td>None</td>
</tr>
<tr>
<td>77h</td>
<td>SELMB</td>
<td>Select MASKB and TMASKB as current mask</td>
<td>None</td>
</tr>
<tr>
<td>88h</td>
<td>SELMC</td>
<td>Select MASKC and TMASKC as current mask</td>
<td>None</td>
</tr>
<tr>
<td>99h</td>
<td>OUTC</td>
<td>Write the temporary mask to output registers</td>
<td>None</td>
</tr>
<tr>
<td>11h</td>
<td>STHR1</td>
<td>Set new value to THRESH1 register</td>
<td>Byte 1: THRESH1 [LSB]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Byte 2: THRESH1 [MSB]</td>
</tr>
<tr>
<td>12h</td>
<td>STHR2</td>
<td>Set new value to THRESH2 register</td>
<td>Byte 1: THRESH2 [LSB]</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Byte 2: THRESH2 [MSB]</td>
</tr>
<tr>
<td>14h</td>
<td>SELTHR1</td>
<td>Selects THRESH1 instead of THRESH3</td>
<td>None</td>
</tr>
<tr>
<td>13h</td>
<td>SELTHR3</td>
<td>Selects THRESH3 instead of THRESH1</td>
<td>None</td>
</tr>
<tr>
<td>12h</td>
<td>SISW</td>
<td>Swaps sign information to opposite in selected mask</td>
<td>None</td>
</tr>
<tr>
<td>12h</td>
<td>REL</td>
<td>Reset temporary mask to default</td>
<td>None</td>
</tr>
<tr>
<td>12h</td>
<td>SSIGN0</td>
<td>Set UNSIGNED comparison mode</td>
<td>None</td>
</tr>
<tr>
<td>13h</td>
<td>SSIGN1</td>
<td>Set SIGNED comparison mode</td>
<td>None</td>
</tr>
<tr>
<td>14h</td>
<td>SRTAM0</td>
<td>Do not reset temporary mask after a next condition true</td>
<td>None</td>
</tr>
<tr>
<td>21h</td>
<td>SRTAM1</td>
<td>Reset temporary mask after a next condition true</td>
<td>None</td>
</tr>
<tr>
<td>23h</td>
<td>SINMUX</td>
<td>Set input multiplexer</td>
<td>Byte 1: input value for multiplexer</td>
</tr>
<tr>
<td>Opcode</td>
<td>Mnemonic</td>
<td>Description</td>
<td>Parameter</td>
</tr>
<tr>
<td>--------</td>
<td>-----------</td>
<td>-----------------------------------------------------------------------------</td>
<td>----------------------------</td>
</tr>
<tr>
<td>24h</td>
<td>STIMER3</td>
<td>Set new value to TIMER3 register</td>
<td>Byte 1: TI3 value</td>
</tr>
<tr>
<td>31h</td>
<td>STIMER4</td>
<td>Set new value to TIMER4 register</td>
<td>Byte 1: TI4 value</td>
</tr>
<tr>
<td>32h</td>
<td>SWAPMSK</td>
<td>Swap mask selection MASKA &lt;=&gt; MASKB; MASKC unaffected</td>
<td>None</td>
</tr>
<tr>
<td>34h</td>
<td>INCR</td>
<td>Increase long counter +1, check long counter timeout and clear</td>
<td>None</td>
</tr>
<tr>
<td>41h</td>
<td>JMP</td>
<td>Jump address for two Next conditions</td>
<td>Byte 1: conditions</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Byte 2: reset jump address</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>Byte 3: next jump address</td>
</tr>
<tr>
<td>42h</td>
<td>CANGLE</td>
<td>Clear angle</td>
<td></td>
</tr>
<tr>
<td>43h</td>
<td>SMA</td>
<td>Set MASKA and TMASKA</td>
<td>Byte 1: MASKA value</td>
</tr>
<tr>
<td>DFh</td>
<td>SMB</td>
<td>Set MASKB and TMASKB</td>
<td>Byte 1: MASKB value</td>
</tr>
<tr>
<td>FEh</td>
<td>SMC</td>
<td>Set MASKC and TMASKC</td>
<td>Byte 1: MASKC value</td>
</tr>
<tr>
<td>5Bh</td>
<td>SCTC0</td>
<td>Clear Time Counter TC on next condition true</td>
<td>None</td>
</tr>
<tr>
<td>7Ch</td>
<td>SCTC1</td>
<td>Don’t clear Time Counter TC on next condition true</td>
<td>None</td>
</tr>
<tr>
<td>C7h</td>
<td>UMSKIT</td>
<td>Unmask interrupt generation when setting OUTS</td>
<td>None</td>
</tr>
<tr>
<td>EFh</td>
<td>MSKITEQ</td>
<td>Mask interrupt generation when setting OUTS if OUTS does not change</td>
<td>None</td>
</tr>
<tr>
<td>F5h</td>
<td>MSKIT</td>
<td>Mask interrupt generation when setting OUTS</td>
<td>None</td>
</tr>
</tbody>
</table>

### 7.2.1 STOP (00h)

Description: STOP command halts execution and waits for host restart. This command is used to control the end of the program.

Parameters: None.

Actions:
- Outputs the resulting mask to OUTS<sub>x</sub> register;
- Generates interrupt (if enabled, accordingly with use of MSKIT / MSKITEQ / UMSKIT commands);
- Stops itself by setting the CONFIG_B(STOPDONE) bit of the fixed data section to ‘1’. The user should disable and enable the corresponding state machine bit in the FSM_ENABLE_A (46h) or FSM_ENABLE_B (47h) register to restart the program. In this case, the Start Routine is performed. For additional information about the Start Routine refer to Section 9 Start routine.

### 7.2.2 CONT (11h)

Description: CONT command loops execution to the reset point. This command is used to control the end of the program.

Parameters: None.

Actions:
- Outputs the resulting mask to the OUTS<sub>x</sub> registers;
- Generates interrupt (if enabled, accordingly with use of MSKIT / MSKITEQ / UMSKIT commands);
- \( PP = RP \).
7.2.3 CONTREL (22h)
Description: CONTREL command loops execution to the reset point. This command is used to control the end of the program. In addition, it resets the temporary mask value to its default value.
Parameters: None.
Actions:
• Outputs the resulting mask to the OUTS_x registers;
• Resets temporary mask to default value;
• Generates interrupt (if enabled, accordingly with use of MSKIT / MSKITEQ / UMSKIT commands);
• PP = RP.

7.2.4 SRP (33h)
Description: SRP command sets the reset pointer to the next address/state. This command is used to modify the starting point of the program.
Parameters: None.
Actions:
• RP = PP + 1;
• PP = PP + 1.

7.2.5 CRP (44h)
Description: CRP command clears the reset pointer to the start position (at the beginning of the program code).
Parameters: None.
Actions:
• RP = beginning of program code;
• PP = PP + 1.

7.2.6 SETP (55h)
Description: SETP command allows the configuration of the state machine currently used to be modified. This command is used to modify a byte value at a desired address of the current state machine.
Parameters: two bytes.
• 1st parameter: address (8 bits) of the byte to be modified. This address is relative to the current state machine (address 00h refers to CONFIG_A byte);
• 2nd parameter: new value (8 bits) to be written in the 1st parameter address.
Actions:
• byte value addressed by 1st parameter = 2nd parameter
• PP = PP + 3.

7.2.7 SELMA (66h)
Description: SELMA command sets MASKA / TMASKA as current mask.
Parameters: None.
Actions:
• MASK_A is selected. It sets the SETTINGS(MASKSEL[1:0]) bits of the fixed data section to '00';
• PP = PP + 1.

7.2.8 SELMB (77h)
Description: SELMB command sets MASKB / TMASKB as current mask.
Parameters: None.
Actions:
• MASK_B is selected. It sets the SETTINGS(MASKSEL[1:0]) bits of the fixed data section to '01';
• PP = PP + 1.
7.2.9 **SELMC (88h)**
Description: SELMC command sets MASKC / TMASKC as current mask.
Parameters: None.
Actions:
- MASK_C is selected. It sets the SETTINGS(MASKSEL[1:0]) bits of the fixed data section to ‘10’;
- PP = PP + 1

7.2.10 **OUTC (99h)**
Description: OUTC stands for output command. This command is used to update the OUTS register value to the current temporary mask value and to generate an interrupt (if enabled).
Parameters: None.
Actions:
- Updates the OUTS register of the current state machine to the selected temporary mask value;
- Generates interrupt (if enabled, accordingly with use of MSKIT / MSKITEQ / UMSKIT commands);
- PP = PP + 1.

7.2.11 **STHR1 (AAh)**
Description: STHR1 command sets the THRESH1 value to a new desired value. THRESH1 is a half floating point (16 bits) number.
Parameters: two bytes.
- 1st parameter: THRESH1 LSB value (8 bits);
- 2nd parameter: THRESH1 MSB value (8 bits).
Actions:
- Sets new value for THRESH1;
- PP = PP + 3.

7.2.12 **STHR2 (BBh)**
Description: STHR2 command sets the THRESH2 value to a new desired value. THRESH2 is a half floating point (16 bits) number.
Parameters: two bytes.
- 1st parameter: THRESH2 LSB value (8 bits);
- 2nd parameter: THRESH2 MSB value (8 bits).
Actions:
- Sets new value for THRESH2;
- PP = PP + 3.

7.2.13 **SELTHR1 (CCh)**
Description: after executing the SELTHR1 command, the THRESH1 value is used instead of the THRESH3 value when the GNTH1, LNTH1, GLTH1, LLTH1, GRTH1, LRTH1 conditions are performed.
Parameters: None.
Actions:
- Selects THRESH1 instead of THRESH3. It sets the SETTINGS(THRS3SEL) bit of the fixed data section to ‘0’;
- PP = PP + 1.
7.2.14 **SELTHR3 (DDh)**

Description: after executing the SELTHR3 command, the THRESH3 value is used instead of the THRESH1 value when the GNTH1, LNTH1, GLTH1, LLTH1, GRTH1, LRTH1 conditions are performed.

Parameters: None.

Actions:
- Selects THRESH3 instead of THRESH1. It sets the SETTINGS(THRS3SEL) bit of the fixed data section to ‘1’;
- PP = PP + 1.

7.2.15 **SISW (EEh)**

Description: SISW command swaps the temporary axis mask sign to the opposite sign.

Parameters: None.

Actions:
- Changes selected temporary mask axis sign to the opposite:
  - If sign(axis) is positive, new sign(axis) is negative;
  - If sign(axis) is negative, new sign(axis) is positive;
  - If axis information is zero, no changes.
- PP = PP + 1.

7.2.16 **REL (FFh)**

Description: REL command releases the temporary axis mask information.

Parameters: None.

Actions:
- Resets current temporary masks to the default value;
- PP = PP + 1.

7.2.17 **SSIGN0 (12h)**

Description: SSIGN0 command sets the comparison mode to “unsigned”.

Parameters: None.

Actions:
- Sets comparison mode to “unsigned”. It sets the SETTINGS(SIGNED) bit of the fixed data section to ‘0’;
- PP = PP + 1.

7.2.18 **SSIGN1 (13h)**

Description: SSIGN1 command sets the comparison mode to “signed” (default behavior).

Parameters: None.

Actions:
- Sets comparison mode to “signed”. It sets the SETTINGS(SIGNED) bit of the fixed data section to ‘1’;
- PP = PP + 1.

7.2.19 **SRTAM0 (14h)**

Description: SRTAM0 command is used to preserve the temporary mask value when a NEXT condition is true (default behavior).

Parameters: None.

Actions:
- Temporary axis mask value does not change after valid NEXT condition. It sets the SETTINGS(R_TAM) bit of the fixed data section to ‘0’;
- PP = PP + 1.
7.2.20 **SRTAM1 (21h)**  
Description: SRTAM1 command is used to reset the temporary mask when a NEXT condition is true.  
Parameters: None.  
Actions:  
• Temporary axis mask value is reset after valid NEXT condition. It sets the SETTINGS(R_TAM) bit of the fixed data section to ‘1’;  
• PP = PP + 1.

7.2.21 **SINMUX (23h)**  
Description: SINMUX command is used to change the input source for the current state machine. If the SINMUX command is not performed, the accelerometer signal is automatically selected as the default input source.  
Parameters: one byte.  
• 1st parameter: value to select input source:  
  0: accelerometer \([a_x \ a_y \ a_z]\);  
  1: gyroscope \([g_x \ g_y \ g_z]\);  
  2: calibrated magnetometer \([m_x \ m_y \ m_z]\);  
  3: N/A;  
  4: N/A;  
  5: N/A;  
  6: N/A;  
  7: integrated gyroscope signal \([d_x \ d_y \ d_z]\);  
Actions:  
• Selects input signal accordingly with set parameter. It configures the SETTINGS(IN_SEL[2:0]) bits of the fixed data section accordingly to selected input source signal (it can be 000b, 001b, 010b or 111b);  
• PP = PP + 2.

7.2.22 **STIMER3 (24h)**  
Description: STIMER3 command is used to set a new value for TIMER3.  
Parameters: one byte.  
• 1st parameter: new TIMER3 value.  
Actions:  
• Sets new TIMER3 value;  
• PP = PP + 2.

7.2.23 **STIMER4 (31h)**  
Description: STIMER4 command is used to set a new value for TIMER4.  
Parameters: one byte.  
• 1st parameter: new TIMER4 value.  
Actions:  
• Sets new TIMER4 value;  
• PP = PP + 2.

7.2.24 **SWAPMSK (32h)**  
Description: SWAPMSK command is used to swap MASKA and MASKB selection. MASKC is not affected.  
Parameters: None.  
Actions:  
• Swaps MASKA with MASKB;  
• PP = PP + 1.
7.2.25  **INCR (34h)**
Description: INCR command is used to reset the long counter if the FSM_LC_CLEAR bit of the FSM_LONG_COUNTER_CLEAR (4Ah) register is set to '1', or to increase the long counter value by one. The long counter value is stored in the FSM_LONG_COUNTER_L (48h) and FSM_LONG_COUNTER_H (49h) registers.
Parameters: None.
Actions:
- Resets the long counter value if the FSM_LC_CLEAR bit of FSM_LONG_COUNTER_CLEAR (4Ah) register is set to '1', or increases the long counter value by one;
- PP = PP + 1.

7.2.26  **JMP (41h)**
Description: JMP command is a special command characterized by a "NEXT1 | NEXT2" condition, with two different jump addresses.
Parameters: three bytes.
- 1st parameter: NEXT1 | NEXT2 condition;
- 2nd parameter: jump address if NEXT1 condition is true;
- 3rd parameter: jump address if NEXT2 condition is true.
The NEXT1 condition is evaluated before the NEXT2 condition. Jump addresses are relative to the current state machine (address 00h refers to CONFIG_A byte).
Actions:
- It sets to '1' the CONFIG_B(JMP) bit of the fixed data section. Evaluates the "NEXT1 | NEXT2" condition:
  - If "NEXT1" condition is true, PP = 2nd parameter address;
  - Else if "NEXT2" condition is true, PP = 3rd parameter address;
  - Else waits for a new sample set and evaluates again the "NEXT1 | NEXT2" condition.

7.2.27  **CANGLE (42h)**
Description: CANGLE command is used to clear integrated gyroscope values. If this command is performed, integrated angle values are no longer cleared when a next condition is true (default behavior), but in the following cases:
- every time a CANGLE command is performed (when a new sample arrives);
- if a reset condition is true.
Parameters: None.
Actions:
- Clear angle values;
- PP = PP + 1.

7.2.28  **SMA (43h)**
Description: SMA command is used to set a new value for MASKA and TMASKA.
Parameters: one byte.
- 1st parameter: new MASKA and TMASKA value.
Actions:
- Set new MASKA and TMASKA value;
- PP = PP + 2.

7.2.29  **SMB (DFh)**
Description: SMB command is used to set a new value for MASKB and TMASKB.
Parameters: one byte.
- 1st parameter: new MASKB and TMASKB value.
Actions:
- Set new MASKB and TMASKB value;
• PP = PP + 2.

7.2.30 SMC (FEh)
Description: SMC command is used to set a new value for MASKC and TMASKC.
Parameters: one byte.
• 1st parameter: new MASKC and TMASKC value.
Actions:
• Set new MASKC and TMASKC value;
• PP = PP + 2.

7.2.31 SCTC0 (5Bh)
Description: SCTC0 command is used to reset the TC byte (time counter) when a NEXT condition is true (default behavior).
Parameters: None.
Actions:
• TC (time counter) byte value is reset after valid NEXT condition;
• PP = PP + 1.

7.2.32 SCTC1 (7Ch)
Description: SCTC1 command is used to preserve the TC byte (time counter) when a NEXT condition is true.
Parameters: None.
Actions:
• TC (time counter) byte value does not change after valid NEXT condition;
• PP = PP + 1.

7.2.33 UMSKIT (C7h)
Description: UMSKIT command is used to unmask interrupt generation when the OUTS register value is updated (default behavior). Refer to the OUTC / CONT / CONTREL commands for more details about interrupt generation.
Parameters: None.
Actions:
• Unmask interrupt generation when setting the OUTS register;
• PP = PP + 1.

7.2.34 MSKITEQ (EFh)
Description: MSKITEQ command is used to mask interrupt generation when the OUTS register value is updated but its value does not change (temporary mask value is equal to current OUTS register value). Refer to the OUTC / CONT / CONTREL commands for more details about interrupt generation.
Parameters: None.
Actions:
• Mask interrupt generation when setting the OUTS register if OUTS does not change;
• PP = PP + 1.

7.2.35 MSKIT (F5h)
Description: MSKIT command is used to mask interrupt generation when the OUTS register value is updated. Refer to the OUTC / CONT / CONTREL commands for more details about interrupt generation.
Parameters: None.
Actions:
• Mask interrupt generation when setting the OUTS register;
• PP = PP + 1.
# FSM configuration example

This section contains an example that explains all write operations that have to be done in order to configure the LSM6DSO FSM. A few steps have to be followed:

- configure the FSM registers inside the embedded function registers set;
- configure the FSM registers inside the embedded advanced features registers set;
- configure the LSM6DSO sensor (accelerometer and / or gyroscope).

In this example, two simple programs are configured:

- **PROGRAM 1**: wrist tilt (around the x-axis) algorithm, routed on the INT1 pin;
- **PROGRAM 2**: wake-up algorithm, routed on the INT2 pin.

Both algorithms are intended to use accelerometer data only at a sample rate of 26 Hz.

Refer to the figure below for details about the program data section and the instructions section.

![Figure 11. FSM configuration example](image)

<table>
<thead>
<tr>
<th>PROGRAM</th>
<th>PAGE</th>
<th>ADDRESS</th>
<th>NAME</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>4 - 00h</td>
<td>CONFIG A</td>
<td>01 (1 threshold)</td>
<td>01 (1 mask)</td>
<td>00</td>
<td>01 (1 short timer)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 01h</td>
<td>CONFIG B</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 02h</td>
<td>SIZE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 03h</td>
<td>SETTINGS</td>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 04h</td>
<td>RESET POINTER</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 05h</td>
<td>THRESH1</td>
<td>B7AEh (-0.480)</td>
<td>B7AEh (-0.480)</td>
<td>B7AEh (-0.480)</td>
<td>B7AEh (-0.480)</td>
<td>B7AEh (-0.480)</td>
<td>B7AEh (-0.480)</td>
<td>B7AEh (-0.480)</td>
<td>B7AEh (-0.480)</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>4 - 06h</td>
<td>MASKA</td>
<td>80h (+X)</td>
<td>80h (+X)</td>
<td>80h (+X)</td>
<td>80h (+X)</td>
<td>80h (+X)</td>
<td>80h (+X)</td>
<td>80h (+X)</td>
<td>80h (+X)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 07h</td>
<td>THRESH1</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 08h</td>
<td>MASKA</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 09h</td>
<td>TMASKA</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 0Ah</td>
<td>TC</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 0Bh</td>
<td>TIMER3</td>
<td>10h (16 bytes)</td>
<td>10h (16 bytes)</td>
<td>10h (16 bytes)</td>
<td>10h (16 bytes)</td>
<td>10h (16 bytes)</td>
<td>10h (16 bytes)</td>
<td>10h (16 bytes)</td>
<td>10h (16 bytes)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 0Ch</td>
<td>GNTH1</td>
<td>05h</td>
<td>05h</td>
<td>05h</td>
<td>05h</td>
<td>05h</td>
<td>05h</td>
<td>05h</td>
<td>05h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 0Dh</td>
<td>OUTC</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 0Eh</td>
<td>GNTH1</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td></td>
</tr>
<tr>
<td></td>
<td>4 - 0Fh</td>
<td>STOP</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td>00h</td>
<td></td>
</tr>
</tbody>
</table>

Refer to the following script for the complete device configuration:

1. Write 80h to register 01h  // Enable access to embedded function registers
2. Write 01h to register 05h  // EMB_FUNC_EN_B(FSM_EN) = '1'
3. Write 4Bh to register 5Fh  // EMB_FUNC_ODR_CFG_B (FSM_ODR) = '01' (26Hz)
4. Write 03h to register 46h  // FSM_ENABLE_A = '03h'
5. Write 00h to register 47h  // FSM_ENABLE_B = '00h'
6. Write 01h to register 0Bh  // FSM_INT1_A = '01h'
7. Write 00h to register 0Ch  // FSM_INT1_B = '00h'
8. Write 02h to register 0Fh  // FSM_INT2_A = '02h'
9. Write 00h to register 10h  // FSM_INT2_B = '00h'
10. Write 40h to register 17h  // PAGE_RW: enable write operation
11. Write 11h to register 02h  // Enable access to embedded advanced features registers, PAGE_SEL = 1
12. Write 7Ah to register 08h  // PAGE_ADDRESS = 7Ah
13. Write 00h to register 09h  // Write 00h to register FSM_LONG_COUNTER_L
14. Write 00h to register 09h  // Write 00h to register FSM_LONG_COUNTER_H
15. Write 02h to register 09h  // Write 02h to register FSM_PROGRAMS
16. Write 02h to register 09h  // Dummy write in order to increment the write address
17. Write 00h to register 09h  // Write 00h to register FSM_START_ADDRESS_L
18. Write 04h to register 09h  // Write 04h to register FSM_START_ADDRESS_H
19. Write 41h to register 02h  // PAGE_SEL = 4
20. Write 00h to register 08h  // PAGE_ADDRESS = 00h
21. Write 51h to register 09h  // CONFIG_A
22. Write 00h to register 09h  // CONFIG_B
23. Write 10h to register 09h  // SIZE
24. Write 00h to register 09h  // SETTINGS
25. Write 00h to register 09h  // RESET POINTER
26. Write 00h to register 09h  // PROGRAM POINTER
27. Write AEh to register 09h  // THRESH1 LSB
28. Write B7h to register 09h  // THRESH1 MSB
29. Write 80h to register 09h  // MASKA
30. Write 00h to register 09h  // TMASKA
31. Write 00h to register 09h  // TC
32. Write 10h to register 09h  // TIMER3
33. Write 53h to register 09h  // GNTH1 | TI3
34. Write 99h to register 09h  // OUTC
35. Write 50h to register 09h  // GNTH1 | NOP
36. Write 00h to register 09h  // STOP (mandatory for having even SIZE bytes)
37. Write 50h to register 09h  // CONFIG_A
38. Write 00h to register 09h  // CONFIG_B
39. Write 0Ch to register 09h  // SIZE
40. Write 00h to register 09h  // SETTINGS
41. Write 00h to register 09h  // RESET POINTER
42. Write 00h to register 09h  // PROGRAM POINTER
43. Write 66h to register 09h  // THRESH1 LSB
44. Write 3Ch to register 09h  // THRESH1 MSB
45. Write 02h to register 09h  // MASKA
46. Write 00h to register 09h  // TMASKA
47. Write 05h to register 09h  // NOP | GNTH1
48. Write 22h to register 09h  // CONTREL
49. Write 01h to register 02h  // Disable access to embedded advanced features registers, PAGE_SEL = 0
50. Write 00h to register 17h  // PAGE_RW: disable write operation
51. Write 00h to register 01h  // Disable access to embedded function registers
52. Write 02h to register 5Eh  // MD1_CFG(INT1_EMB_FUNC) = '1'
53. Write 02h to register 5Fh  // MD2_CFG(INT2_EMB_FUNC) = '1'
54. Write 20h to register 10h  // CTRL1_XL = '20h' (26 Hz, ±2 g)
When the FSM is enabled, a start routine is automatically executed. This routine performs the following tasks:

- the CONFIG_B(STOPDONE) and CONFIG_B(JMP) bits are reset;
- the PP and RP pointers are initialized to the first line of code;
- the SETTINGS field is initialized with default value 0x20 which means:
  - MASKSEL = '00';
  - SIGNED = '1';
  - R_TAM = '0';
  - THRS3SEL = '0';
  - IN_SEL = '000'.
- the associated output register OUTS is cleared;
- assign to all declared temporary masks the value of the corresponding original mask (TMASK = MASK);
- if timers are declared, the time counter is initialized to 0 (TC = 0);
- if decimation is declared, the decimation counter is initialized with the programmed decimation time value (DESC = DEST);
- if previous axis sign is declared, it is initialized to 0 (PAS = 0);
- if gyroscope angle computation is declared, the four angles are initialized to 0 (DX = DY = DZ = DV = 0);
- if CONFIG_B(LC) is active, the long counter is reset.

When the start routine is performed, the program always restarts from a known state, independently of the way it was stopped. However it should be noted that the default mode implies:

- MASKA selected as running mask (MASKSEL = '00');
- signed comparison mode (SIGNED = '1');
- do not release temporary mask after a next condition is true (R_TAM = '0');
- threshold1 selected instead of threshold3 for comparisons (THRS3SEL = '0');
- input multiplexer set to select accelerometer data (IN_SEL = '000').
10 Examples of state machine configurations

10.1 Toggle

Toggle is a simple state machine configuration that generates an interrupt every n sample. The idea is to use a timer to count n samples.

Instructions section description

**PP = 08h**: the first time this state is reached, TC = TI3. Each time a new sample set is generated, the TC byte is decreased by one. When TC = 0, PP = PP + 1.

**PP = 09h**: CONTREL command is performed without needing a sample set: this generates an interrupt and resets the program (PP = RP = 08h).

In the example, the interrupt is generated every 16 samples. TI3 can be configured in order to get the desired toggle period which depends on the configured FSM_ODR.
10.2 Wake-up

For ultra-low-power applications it is desirable to have an interrupt signal that wakes up the system after a movement. The idea is to use the nominal gravity value of 1.0 g and apply a little hysteresis against the nominal gravity value.

![Figure 13. Wake-up state machine example](image)

### Instructions section description

**PP = 0Ch**: JMP command is performed without needing a sample set: the CONFIG_B(JMP) bit is set to ‘1’. PP = PP + 1.

**PP = 0Dh**: a double condition against threshold 1 is performed (MASKA is selected by default). Since hysteresis is used, thresholds for the comparison are:

- **COND1 (LNTH1)**: THRESH1 – HYST. Jump address is 10h;
- **COND2 (GNTH1)**: THRESH1 + HYST. Jump address is 10h.

When the vector (magnitude) is outside the hysteresis region (one of the above conditions is true), the PP is set to address 10h.

**PP = 10h**: CONTREL command is performed without needing a sample set: this generates an interrupt and resets the program (PP = RP = 0Ch).

In the example, the wake-up threshold is 1.0 g ± 30 mg. When configuring the hysteresis value, the accelerometer offsets should be taken into account.
10.3 **Freefall**

This feature is used to detect when a system is dropping (e.g. to protect data on the hard drive). If the object is in freefall, the acceleration on the X-axis, Y-axis and Z-axis goes to zero.

To implement this function, acceleration on all axes should be less than a configured threshold, for a minimum configured duration. When this condition is detected, an interrupt is generated.

**Figure 14. Freefall state machine example**

<table>
<thead>
<tr>
<th>BYTE #</th>
<th>NAME</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00h</td>
<td>CONFIG A</td>
<td>01 (1 threshold)</td>
<td>01 (1 mask)</td>
<td>00</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>01h</td>
<td>CONFIG B</td>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>02h</td>
<td>SIZE</td>
<td>00 12h (18 bytes)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>03h</td>
<td>SETTINGS</td>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>04h</td>
<td>RESET POINTER</td>
<td>00h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>05h</td>
<td>PROGRAM POINTER</td>
<td>00h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>06h</td>
<td>THRESH1</td>
<td>34CDh (0.300)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>07h</td>
<td>MASKA</td>
<td>A8h (+X, +Y, +Z)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>08h</td>
<td>TMASKA</td>
<td>00h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>09h</td>
<td>TC</td>
<td>00h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0Ah</td>
<td>TIMER3</td>
<td>03h (3 samples)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0Bh</td>
<td>SSIGN0</td>
<td>12h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0Ch</td>
<td>SRP</td>
<td>33h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0Dh</td>
<td>GNTH1</td>
<td>T13</td>
<td>53h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0Eh</td>
<td>OUTC</td>
<td>99h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0Fh</td>
<td>GNTH1</td>
<td>NOP</td>
<td>50h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10h</td>
<td>STOP</td>
<td>00h</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Instructions section description**

**PP = 0Ch**: SSIGN0 command is performed without needing a sample set: the SETTINGS(SIGNED) bit is set to ‘0’, indicating that unsigned comparison mode was set. PP = PP + 1.

**PP = 0Dh**: SRP command is performed without the need of sample set: the RESET POINTER is set to the next state, 0Eh. PP = PP + 1.

**PP = 0Eh**: if acceleration on one axis is greater than THRESH1, then PP = RP. If acceleration on all axes is lower than THRESH1 for 3 consecutives samples, then the PP is increased (PP = PP + 1).

**PP = 0Fh**: OUTC command is performed without needing a sample set: this generates an interrupt and increases the PP (PP = PP + 1).

**PP = 10h**: if acceleration on one axis is greater than THRESH1, then PP = RP. This means that the device is no longer in freefall, so the program has to be reset.

In the example, the freefall threshold is set to 0.3 g and the freefall duration is set to 3 samples.

*Note: Freefall duration is strictly related to FSM_ODR: for example, if FSM_ODR is set to 26 Hz, the freefall duration is 115 msec (3 samples / 26 Hz).*
11 Finite State Machine tool

The Finite State Machine programmability in the device is allowed through a dedicated tool, available as an extension of the Unico GUI.

11.1 Unico GUI

Unico is the Graphical User Interface for all the MEMS sensor demonstration boards available in the STMicroelectronics portfolio. It has the possibility to interact with a motherboard based on the STM32 microcontroller (Professional MEMS Tool), which enables the communication between the MEMS sensor and the PC GUI.

The details of the Professional MEMS Tool board can be found at the following page:

The Unico GUI is available in three software packages for the three operating systems supported.

- **Windows**

- **Linux**

- **Mac OS X**

Unico GUI allows visualization of sensor outputs in both graphical and numerical format and allows the user to save or generally manage data coming from the device.

Unico allows access to the MEMS sensor registers, enabling a fast prototype of register setup and easy test of the configuration directly in the device. It is possible to save the configuration of the current registers in a text file and load a configuration from an existing file. In this way, the sensor can be re-programmed in few seconds.

The Finite State Machine tool available in the Unico GUI helps the process of register configuration by automatically generating configuration files for the device. By clicking a few buttons, the configuration file is available. From these configuration files, the user can create his own library of configurations for the device.

To execute the Finite State Machine tool, the user has to click on the dedicated “FSM” button that is available in the left side of the main UNICO GUI window as shown in the following figure.
When loaded, the main Finite State Machine tool window is shown.

In the top part of the Finite State Machine tool main window, the user can select which state machine is selected (the selection is applied in both the Configuration tab and Debug tab). It is also possible to configure the FSM ODR and the long counter parameters. Finally, a converter from float32 to float16 format and vice versa is available. The converter is used to generate the value to be set in the threshold resources in the Variable Data Section.

The Finite State Machine tool is mainly composed of three tabs which are detailed in dedicated sections:

- Configuration tab (the one selected by default);
- Interrupt tab;
- Debug tab.
11.1.1 Configuration tab

The configuration tab of the Finite State Machine tool allows the user to implement the program logic. The UI is able to abstract the FSM program structure: for this reason, 4 group boxes are shown:

1. SMx Status;
2. SMx Fixed Data Section;
3. SMx Variable Data Section;
4. SMx Instructions Section.

Figure 17. Finite State Machine tool - Configuration tab

In the bottom part of the Configuration tab, the user can manage the device configuration using dedicated buttons:

- Read FSM Configuration: it is used to read the FSM registers and to graphically build the UI based on current FSM configuration and programs;
- Write FSM Configuration: it is used to write the entire FSM configuration (it includes FSM ODR, Long Counter parameters, interrupt status and programs);
- Reset All: it is used to reset the entire Finite State Machine tool UI;
- Load Device Configuration: it is used to load a .ucf file;
- Save Device Configuration: it is used to generate a .ucf file which contains both sensor and FSM register configurations.
11.1.1.1 **SMx Status**

The SMx Status groupbox is available in the top-right corner of the Configuration tab.

**Figure 18. Configuration tab - SMx Status**

The SMx Status groupbox allows the user to enable/disable the state machine and to route the interrupt status on the INT1/INT2 pin. In detail:

- the “Enabled” checkbox is used to enable/disable the state machine. It is automatically set if the program contains at least one instruction and it is automatically reset if the program does not contain any instruction;
- the “INT1” checkbox is used to enable the routing of the state machine interrupt on INT1 pin. This is effective if the INT1_EMB_FUNC bit of MD1_CFG (5Eh) is set to ‘1’;
- the “INT2” checkbox is used to enable the routing of the state machine interrupt on the INT2 pin. This is effective if the INT2_EMB_FUNC bit of MD2_CFG (5Fh) is set to ‘1’.

11.1.1.2 **SMx Fixed Data Section**

The SMx Fixed Data Section groupbox is available in the right part of the Configuration tab.

**Figure 19. Configuration tab - SMx Fixed Data Section**

The SMx Fixed Data Section groupbox allows the user to have information about the fixed data section bytes of the program. These bytes are automatically managed by the Finite State Machine tool. It is also possible to enable/disable hysteresis and the decimation resources depending on user needs. If enabled, the corresponding resource will be shown in the SMx Variable Data Section groupbox.
11.1.1.3 **SMx Variable Data Section**
The SMx Variable Data Section groupbox is available in the bottom-right corner of the configuration tab.

**Figure 20. Configuration tab – SMx Variable Data Section**

The SMx Variable Data Section groupbox simplifies the resource allocation process: all the needed resources are automatically shown or hidden in the SMx Variable Data Section groupbox depending on the instructions that compose the SMx Instruction Section. The user has just to set the values of the shown resources.

11.1.1.4 **SMx Instructions Section**
The SMx Instructions Section groupbox is available in the left part of the Configuration tab.

**Figure 21. Configuration tab – SMx Instructions Section**
The SMx Instructions Section groupbox helps the user to build the algorithm logic. The SMx Variable Data Section groupbox is dynamically updated depending on resources used in the SMx Instructions Section groupbox. In the SMx Instructions Section groupbox, more actions can be taken:

1. Customize an existing state. The single state is composed of:
   - state number Sx
   - state program relative hexadecimal address (address 0x00 corresponds to CONFIG_A byte in the fixed data section)
   - state type and opcode: user can customize the state using radio buttons and drop-down lists as described below:
     - “RNC” radio button: the state is a RESET/NEXT condition. In this case, two drop-down lists are shown. The left one is related to the RESET condition while the right one is related to the NEXT condition;
     - “CMD” radio button: the state is a Command. In this case, one drop-down list is shown. Commands having one or more parameters (automatically displayed by the tool) require the user to manually configure the parameter values.
   - “Add” button is used to insert a new state just before the current one;
   - “Remove” button is used to remove the current state.

2. “Add State” button is used to add a new state at the end of the state machine. This button is always positioned at the bottom of the state machine states;

3. “Import / Export State Machine” buttons are used to import / export the state machine program in .fsm format. The format .fsm is used to allow the user to build the entire FSM configuration starting from a set of .fsm state machine programs.

4. “Reset State Machine” button is used to reset the state machine instructions section (only on UI, not in the device).
11.1.2 Interrupt tab

The Interrupt tab of the Finite State Machine tool allows the user to check the functionality of the configured programs at runtime of the program logic. The UI is composed of two parts as shown in Figure 22.

1. Signal plots: a plot of the accelerometer, gyroscope and interrupt signals is shown here based on enabled sensors and interrupt configuration;
2. State Machine Interrupt status: in this groupbox, two columns of information are shown:
   - a graphic green LED is linked to the corresponding state machine interrupt source bit. By default, the LED is off. When the corresponding source bit is set to ‘1’, the LED is turned on for ~300 msec;
   - the OUT_Sx register value and the long counter register value can be manually read by clicking on the corresponding “Read” button.
### 11.1.3 Debug tab

The debug tab can be used to inject data into the device in order to check the functionality of the configured programs.

The UNICO GUI Load/Save tab, shown in **Figure 23**, allows the user to take properly formatted log files for the data injection procedure. These log files have to contain [LSB] data only (accelerometer and/or gyroscope depending on user needs and program logic).

![Figure 23. UNICO GUI – Load/Save tab](image1)

The debug tab window is shown in the following figure.

![Figure 24. Finite State Machine tool – Debug tab](image2)
The debug tab is mainly composed of three UI parts:

1. **State machines flows**: the state machine is graphically shown here. When the debug mode is enabled, the current state is highlighted and it is dynamically updated based on the injected sample and program behavior.

2. **Debug commands**: by default, the debug mode is off. When a log file is loaded, the debug mode is automatically turned on and the user can start to inject data into the device in order to verify the program functionalities. Injected sample data and the number of detected interrupts are shown here.

3. **Output results**: after injecting a sample into the device, a new line is added to the table depending on the “Print Results” checkbox status. Table columns represent the state machine parameters and resources, while table rows are related to the injected sample. When a parameter or a resource value is changed, the corresponding cell is highlighted. Finally, it is possible to export the table results in a text file format.
# Revision history

Table 54. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>14-Jan-2019</td>
<td>1</td>
<td>Initial release</td>
</tr>
<tr>
<td>01-Feb-2019</td>
<td>2</td>
<td>Updated SINMUX (23h)</td>
</tr>
</tbody>
</table>
## Contents

1 Finite State Machine (FSM) ............................................................................. 2
   1.1 Finite State Machine definition. ................................................................. 2
   1.2 Finite State Machine in the LSM6DSO ..................................................... 3

2 Signal Conditioning block ............................................................................. 4

3 FSM block ....................................................................................................... 5
   3.1 Configuration block ................................................................................. 6
      3.1.1 FSM registers ....................................................................................... 7
      3.1.2 FSM embedded function registers ....................................................... 7
      3.1.3 FSM embedded advanced features registers ........................................ 13
   3.2 Program block .......................................................................................... 20
      3.2.1 Input Selector block ............................................................................ 20
      3.2.2 Code block ........................................................................................ 20

4 FSM Interrupt ................................................................................................ 22

5 Fixed Data section .......................................................................................... 23
   5.1 Long Counter ............................................................................................ 23

6 Variable Data section ....................................................................................... 25
   6.1 Thresholds .................................................................................................. 26
   6.2 Hysteresis .................................................................................................. 26
   6.3 Masks / temporary masks .......................................................................... 27
   6.4 DeltaT, DX, DY, DZ, DV ........................................................................... 28
   6.5 TC and timers ............................................................................................ 28
   6.6 Decimator .................................................................................................. 29
   6.7 Previous axis sign ...................................................................................... 30

7 Instructions section ........................................................................................ 31
   7.1 Reset/Next conditions .............................................................................. 31
      7.1.1 NOP (0h) ............................................................................................ 33
      7.1.2 TI1 (1h) ............................................................................................. 33
      7.1.3 TI2 (2h) ............................................................................................. 33
      7.1.4 TI3 (3h) ............................................................................................. 33
<table>
<thead>
<tr>
<th>Section</th>
<th>Command</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>7.1.5</td>
<td>TI4 (4h)</td>
<td>33</td>
</tr>
<tr>
<td>7.1.6</td>
<td>GNTH1 (5h)</td>
<td>34</td>
</tr>
<tr>
<td>7.1.7</td>
<td>GNTH2 (6h)</td>
<td>34</td>
</tr>
<tr>
<td>7.1.8</td>
<td>LNH1 (7h)</td>
<td>34</td>
</tr>
<tr>
<td>7.1.9</td>
<td>LNH2 (8h)</td>
<td>34</td>
</tr>
<tr>
<td>7.1.10</td>
<td>GLTH1 (9h)</td>
<td>34</td>
</tr>
<tr>
<td>7.1.11</td>
<td>LLTH1 (Ah)</td>
<td>35</td>
</tr>
<tr>
<td>7.1.12</td>
<td>GRTH1 (Bh)</td>
<td>35</td>
</tr>
<tr>
<td>7.1.13</td>
<td>LRTH1 (Ch)</td>
<td>35</td>
</tr>
<tr>
<td>7.1.14</td>
<td>PZC (Dh)</td>
<td>35</td>
</tr>
<tr>
<td>7.1.15</td>
<td>NZC (Eh)</td>
<td>35</td>
</tr>
<tr>
<td>7.2</td>
<td>Commands</td>
<td>36</td>
</tr>
<tr>
<td>7.2.1</td>
<td>STOP (00h)</td>
<td>37</td>
</tr>
<tr>
<td>7.2.2</td>
<td>CONT (11h)</td>
<td>37</td>
</tr>
<tr>
<td>7.2.3</td>
<td>CONTREL (22h)</td>
<td>38</td>
</tr>
<tr>
<td>7.2.4</td>
<td>SRP (33h)</td>
<td>38</td>
</tr>
<tr>
<td>7.2.5</td>
<td>CRP (44h)</td>
<td>38</td>
</tr>
<tr>
<td>7.2.6</td>
<td>SETP (55h)</td>
<td>38</td>
</tr>
<tr>
<td>7.2.7</td>
<td>SELMA (66h)</td>
<td>38</td>
</tr>
<tr>
<td>7.2.8</td>
<td>SELMB (77h)</td>
<td>38</td>
</tr>
<tr>
<td>7.2.9</td>
<td>SELMC (88h)</td>
<td>39</td>
</tr>
<tr>
<td>7.2.10</td>
<td>OUTC (99h)</td>
<td>39</td>
</tr>
<tr>
<td>7.2.11</td>
<td>STHR1 (AAh)</td>
<td>39</td>
</tr>
<tr>
<td>7.2.12</td>
<td>STHR2 (BBh)</td>
<td>39</td>
</tr>
<tr>
<td>7.2.13</td>
<td>SELTHR1 (CCh)</td>
<td>39</td>
</tr>
<tr>
<td>7.2.14</td>
<td>SELTHR3 (DDh)</td>
<td>40</td>
</tr>
<tr>
<td>7.2.15</td>
<td>SISW (EEh)</td>
<td>40</td>
</tr>
<tr>
<td>7.2.16</td>
<td>REL (FFh)</td>
<td>40</td>
</tr>
<tr>
<td>7.2.17</td>
<td>SSIGN0 (12h)</td>
<td>40</td>
</tr>
<tr>
<td>7.2.18</td>
<td>SSIGN1 (13h)</td>
<td>40</td>
</tr>
<tr>
<td>7.2.19</td>
<td>SRTAM0 (14h)</td>
<td>40</td>
</tr>
<tr>
<td>7.2.20</td>
<td>SRTAM1 (21h)</td>
<td>41</td>
</tr>
<tr>
<td>Section</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>---------</td>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>7.2.21</td>
<td>SINMUX (23h)</td>
<td>41</td>
</tr>
<tr>
<td>7.2.22</td>
<td>STIMER3 (24h)</td>
<td>41</td>
</tr>
<tr>
<td>7.2.23</td>
<td>STIMER4 (31h)</td>
<td>41</td>
</tr>
<tr>
<td>7.2.24</td>
<td>SWAPMSK (32h)</td>
<td>41</td>
</tr>
<tr>
<td>7.2.25</td>
<td>INCR (34h)</td>
<td>41</td>
</tr>
<tr>
<td>7.2.26</td>
<td>JMP (41h)</td>
<td>42</td>
</tr>
<tr>
<td>7.2.27</td>
<td>CANGLE (42h)</td>
<td>42</td>
</tr>
<tr>
<td>7.2.28</td>
<td>SMA (43h)</td>
<td>42</td>
</tr>
<tr>
<td>7.2.29</td>
<td>SMB (DFh)</td>
<td>42</td>
</tr>
<tr>
<td>7.2.30</td>
<td>SMC (FEh)</td>
<td>43</td>
</tr>
<tr>
<td>7.2.31</td>
<td>SCTC0 (5Bh)</td>
<td>43</td>
</tr>
<tr>
<td>7.2.32</td>
<td>SCTC1 (7Ch)</td>
<td>43</td>
</tr>
<tr>
<td>7.2.33</td>
<td>UMSKIT (C7h)</td>
<td>43</td>
</tr>
<tr>
<td>7.2.34</td>
<td>MSKITEQ (EFh)</td>
<td>43</td>
</tr>
<tr>
<td>7.2.35</td>
<td>MSKIT (F5h)</td>
<td>43</td>
</tr>
</tbody>
</table>

8 FSM configuration example ....................................................... 44

9 Start routine ...................................................................... 47

10 Examples of state machine configurations ................................. 48

10.1 Toggle ........................................................................ 48

10.2 Wake-up ..................................................................... 49

10.3 Freefall ..................................................................... 50

11 Finite State Machine tool..........................................................51

11.1 Unico GUI................................................................. 51

11.1.1 Configuration tab...................................................... 52

11.1.2 Interrupt tab ............................................................ 57

11.1.3 Debug tab .............................................................. 58

Revision history ..................................................................... 60
List of tables

Table 1. FSM registers ......................................................... 7
Table 2. EMB_FUNC_STATUS_MAINPAGE (35h) register ................. 7
Table 3. FSM_STATUS_A_MAINPAGE (36h) register ....................... 7
Table 4. FSM_STATUS_B_MAINPAGE (37h) register ....................... 7
Table 5. Embedded function registers ..................................... 8
Table 6. EMB_FUNC_EN_B (05h) register ..................................... 9
Table 7. EMB_FUNC_INT1 (0Ah) register ..................................... 9
Table 8. FSM_INT1_A (0Bh) register .......................................... 9
Table 9. FSM_INT1_B (0Ch) register .......................................... 9
Table 10. EMB_FUNC_INT2 (0Eh) register ..................................... 10
Table 11. FSM_INT2_A (0Fh) register ......................................... 10
Table 12. FSM_INT2_B (10h) register ......................................... 10
Table 13. EMB_FUNC_STATUS (12h) register ............................... 11
Table 14. FSM_STATUS_A (13h) register ..................................... 11
Table 15. FSM_STATUS_B (14h) register ..................................... 11
Table 16. PAGE_RW (17h) register ............................................ 11
Table 17. FSM_ENABLE_A (46h) register ..................................... 12
Table 18. FSM_ENABLE_B (47h) register ..................................... 12
Table 19. FSM_LONG_COUNTER_L (48h) register ......................... 12
Table 20. FSM_LONG_COUNTER_H (49h) register ......................... 12
Table 21. FSM_LONG_COUNTER_CLEAR (4Ah) register .................... 12
Table 22. FSM_OUTPUTS[1:16] (4Ch - 5Bh) register ....................... 13
Table 23. EMB_FUNC_ODR_CFG_B (5Fh) register ......................... 13
Table 24. FSM output data rate .............................................. 13
Table 25. FSM_INIT (67h) register ........................................... 13
Table 26. FSM output data rate .............................................. 13
Table 27. MAG_SENSITIVITY_L (BAh) register ............................. 14
Table 28. MAG_SENSITIVITY_H (BBh) register ............................ 15
Table 29. MAG_OFFX_L (C0h) register ...................................... 15
Table 30. MAG_OFFX_H (C1h) register ...................................... 15
Table 31. MAG_OFFY_L (C2h) register ...................................... 15
Table 32. MAG_OFFY_H (C3h) register ...................................... 16
Table 33. MAG_OFFZ_L (C4h) register ...................................... 16
Table 34. MAG_OFFZ_H (C5h) register ...................................... 16
Table 35. MAG_SI_XX_L (C6h) register .................................... 16
Table 36. MAG_SI_XX_H (C7h) register .................................... 16
Table 37. MAG_SI_XY_L (C8h) register .................................... 16
Table 38. MAG_SI_XY_H (C9h) register .................................... 17
Table 39. MAG_SI_XZ_L (CAh) register .................................... 17
Table 40. MAG_SI_XZ_H (CBh) register .................................... 17
Table 41. MAG_SI_YY_L (CCh) register .................................... 17
Table 42. MAG_SI_YY_H (CDh) register .................................... 18
Table 43. MAG_SI_YZ_L (CEh) register .................................... 18
Table 44. MAG_SI_YZ_H (CFh) register .................................... 18
Table 45. MAG_SI_ZZ_L (D0h) register .................................... 18
Table 46. MAG_SI_ZZ_H (D1h) register .................................... 18
Table 47. FSM_LC_TIMEOUT_L (7Ah) register .............................. 19
Table 48. FSM_LC_TIMEOUT_H (7Bh) register .............................. 19
Table 49. FSM_N_PROG (7Ch) register ....................................... 19
Table 50. FSM_START_ADD_L (7Eh) register ............................... 19
Table 51. FSM_START_ADD_H (7Fh) register ............................... 19
Table 52. Conditions ............................................................ 32
Table 53. List of commands .......................................................... 36
Table 54. Document revision history ............................................. 60
List of figures

Figure 1. Generic state machine ............................................................... 2
Figure 2. State machine in the LSM6DSO ........................................................ 3
Figure 3. Signal Conditioning block ............................................................. 4
Figure 4. FSM block ........................................................................... 5
Figure 5. Program block ........................................................................ 20
Figure 6. FSM Program_x Code structure ..................................................... 21
Figure 7. FSM Program_x memory area ...................................................... 21
Figure 8. Fixed Data section ..................................................................... 23
Figure 9. Variable Data section ................................................................ 25
Figure 10. Single state description ............................................................ 31
Figure 11. FSM configuration example....................................................... 44
Figure 12. Toggle state machine example ..................................................... 48
Figure 13. Wake-up state machine example .................................................. 49
Figure 14. Freefall state machine example ..................................................... 50
Figure 15. Running the Finite State Machine tool ............................................ 52
Figure 16. Finite State Machine tool ............................................................. 52
Figure 17. Finite State Machine tool - Configuration tab .................................. 53
Figure 18. Configuration tab - SM_x Status ................................................ 54
Figure 19. Configuration tab - SM_x Fixed Data Section .................................. 54
Figure 20. Configuration tab – SM_x Variable Data Section .............................. 55
Figure 21. Configuration tab – SM_x Instructions Section ............................... 55
Figure 22. Finite State Machine tool - Interrupt tab ....................................... 57
Figure 23. UNICO GUI – Load/Save tab ........................................................ 58
Figure 24. Finite State Machine tool – Debug tab .......................................... 58