Common mode filter with ESD protection for USB 2.0 and MIPI D-PHY/MDDI interface

Features

- High common mode attenuation:
  - -34 dB at 900 MHz
  - -20 dB between 800 MHz and 2.2 GHz
- Large bandwidth: 1.7 GHz
- Very low PCB space consumption
- Thin package: 0.55 mm max.
- RoHS package
- High reduction of parasitic elements through integration

Complies with the following standards

- IEC 61000-4-2 (exceeds level 4)
  - ±15 kV (air discharge)
  - ±8 kV (contact discharge)

Applications

- Mobile phones
- Notebook, laptop
- Portable devices
- PND

Description

The device is a highly integrated common mode filter designed to suppress EMI/RFI common mode noise on high speed differential serial buses like MIPI D-PHY, MDDI or USB 2.0. Also it can protect and filter one differential lane.

Figure 1: Pin configuration
1 Characteristics

Table 1: Absolute maximum ratings ($T_{\text{amb}} = 25 \, ^\circ\text{C}$)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{PP}$</td>
<td>Peak pulse voltage</td>
<td>IEC 61000-4-2:</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Contact discharge</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>Air discharge</td>
<td>20</td>
</tr>
<tr>
<td>$I_{DC}$</td>
<td>Maximum DC current</td>
<td></td>
<td>200</td>
</tr>
<tr>
<td>$T_J$</td>
<td>Maximum junction temperature range</td>
<td></td>
<td>-55 to +125</td>
</tr>
<tr>
<td>$T_{\text{stg}}$</td>
<td>Storage temperature range</td>
<td></td>
<td>-55 to +150</td>
</tr>
<tr>
<td>$T_L$</td>
<td>Maximum temperature for soldering during 10 s</td>
<td></td>
<td>260</td>
</tr>
</tbody>
</table>

Figure 2: Electrical characteristics (definitions)

Table 2: Electrical characteristics ($T_{\text{amb}} = 25 \, ^\circ\text{C}$)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Test condition</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{BR}$</td>
<td>$I_n = 1 , \text{mA}$</td>
<td>6</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>$I_{\text{leak}}$</td>
<td>$V_{RM} = 1.5 , \text{V per line}$</td>
<td></td>
<td>100</td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>$R_{\text{DC}}$</td>
<td>DC serial resistance</td>
<td>1.8</td>
<td></td>
<td>2.5</td>
<td>Ω</td>
</tr>
</tbody>
</table>

Compliant with USB 2.0 high speed sync field test (150 mV diff).
1.1 Characteristics (curves)

Figure 3: Differential insertion losses
\( (Z_{\text{diff}} = 100 \ \Omega) \)

Figure 4: Differential insertion losses
\( (Z_{\text{diff}} = 90 \ \Omega) \)

Figure 5: Common mode attenuation \( (Z_{\text{com}} = 50 \ \Omega) \)

Figure 6: Common mode attenuation \( (Z_{\text{com}} = 45 \ \Omega) \)

Figure 7: Differential return loss \( (Z_{\text{diff}} = 100 \ \Omega) \)

Figure 8: Differential \( (Z_{\text{dd21}}) \) and common mode \( (Z_{\text{cc21}}) \) impedance versus frequency
Figure 9: ESD response to IEC 61000-4-2 (+8 kV contact discharge)

Figure 10: ESD response to IEC 61000-4-2 (-8 kV contact discharge)

Figure 11: Low power pulse response

Figure 12: USB 2.0 HSync measurement result

Figure 13: USB 2.0 eye diagram, mask T1
2 Application schematics

Figure 14: MIPI D-PHY

Figure 15: USB 2.0
3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

3.1 QFN-6L package information

Figure 16: QFN-6L package outline

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Dimensions</th>
<th>MILLIMETERS</th>
<th>INCHES</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.45</td>
<td>0.50</td>
<td>0.55</td>
</tr>
<tr>
<td>A1</td>
<td>0.00</td>
<td>0.02</td>
<td>0.05</td>
</tr>
<tr>
<td>b</td>
<td>0.18</td>
<td>0.25</td>
<td>0.30</td>
</tr>
<tr>
<td>D</td>
<td>1.65</td>
<td>1.70</td>
<td>1.75</td>
</tr>
<tr>
<td>E</td>
<td>1.45</td>
<td>1.50</td>
<td>1.55</td>
</tr>
<tr>
<td>e</td>
<td>0.45</td>
<td>0.50</td>
<td>0.55</td>
</tr>
<tr>
<td>L</td>
<td>0.30</td>
<td>0.40</td>
<td>0.50</td>
</tr>
</tbody>
</table>
Figure 17: Footprint recommendations, dimensions in mm (inches)

Pin 1 located according to EIA-481

Note: Pocket dimensions are not on scale
Pocket shape may vary depending on package

Figure 18: Marking layout

XX : Marking
Y : Year
Q : Quarter

Figure 19: Package orientation in reel

Figure 20: Tape and reel orientation

Maximum cover tape thickness 0.1 mm
Sprocket hole

Figure 21: Reel dimensions in mm

Figure 22: Inner box dimension definition in mm
Figure 23: Tape dimension definitions

User direction of unreeling

Note: Pocket dimensions are not on scale
Pocket shape may vary depending on package

Table 4: Tape mechanical data

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Dimensions</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Millimeters</td>
</tr>
<tr>
<td></td>
<td>Min.</td>
</tr>
<tr>
<td>P0</td>
<td>3.9</td>
</tr>
<tr>
<td>P1</td>
<td>3.9</td>
</tr>
<tr>
<td>P2</td>
<td>1.95</td>
</tr>
<tr>
<td>Ø D0</td>
<td>1.5</td>
</tr>
<tr>
<td>Ø D1</td>
<td>1</td>
</tr>
<tr>
<td>F</td>
<td>3.4</td>
</tr>
<tr>
<td>K0</td>
<td>0.65</td>
</tr>
<tr>
<td>W</td>
<td>7.7</td>
</tr>
</tbody>
</table>
4 Recommendation on PCB assembly

4.1 Stencil opening design

1. General recommendation on stencil opening design
   a. Stencil opening dimensions: L (Length), W (Width), T (Thickness).

2. General design rule
   a. Stencil thickness (T) = 75 ~ 125 μm
   b. Aspect ratio $\frac{W}{T} \geq 1.5$
   c. Aspect area $\frac{L \times W}{2T(L+W)} \geq 0.66$

3. Reference design
   a. Stencil opening thickness: 100 μm
   b. Stencil opening for leads: Opening to footprint ratio is 90%.

![Figure 24: Recommended stencil window position](image1)

![Figure 25: Recommended stencil window position](image2)
4.2 **Solder paste**

1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
2. “No clean” solder paste is recommended.
3. Offers a high tack force to resist component movement during high speed.
4. Solder paste with fine particles: powder particle size is 20-45 μm.

4.3 **Placement**

1. Manual positioning is not recommended.
2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
3. Standard tolerance of ±0.05 mm is recommended.
4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

4.4 **PCB design preference**

1. To control the solder paste amount, the closed via is recommended instead of open vias.
2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.

4.5 **Layout recommendation**

Connection to PCB GND must be as short as possible to ensure ESD remaining voltage and Scc₂₁ performance.

*Figure 26: Layout recommendation*
4.6 Reflow profile

Minimize air convection currents in the reflow oven to avoid component movement. Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

Figure 27: ST ECOPACK® recommended soldering reflow profile for PCB mounting
5 Ordering information

Figure 28: Ordering information scheme

Table 5: Ordering information

<table>
<thead>
<tr>
<th>Order code</th>
<th>Marking</th>
<th>Package</th>
<th>Weight</th>
<th>Base qty.</th>
<th>Delivery mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECMF02-2AMX6</td>
<td>KD(1)</td>
<td>QFN-6L</td>
<td>3.35 mg</td>
<td>3000</td>
<td>Tape and reel 7”</td>
</tr>
</tbody>
</table>

Notes:
(1) The marking can be rotated by 90° to differentiate assembly location

6 Revision history

Table 6: Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>10-Aug-2010</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>28-Jun-2011</td>
<td>2</td>
<td>Added Complies with the following standards; and Air discharge parameter in Table 1. Removed Figure 6. Sdd41 / Sdd23 inter-lane differential cross-coupling measurements.</td>
</tr>
<tr>
<td>01-Mar-2017</td>
<td>3</td>
<td>Updated marking in Figure 17 and Figure 18 and inserted Figure 9. Removed Figure 11 and Figure 14. Updated cover page, Section 3.1: “QFN-6L package information”, Section 1: “Characteristics” and Table 5: “Ordering information”.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved