

High voltage high and low-side 2 A gate driver





Product status link

L6494

SUSTAINABLE TECHNOLOGY

Features

- Transient withstand voltage 600 V
- dV/dt immunity ± 50 V/ns in full temperature range
- · Driver current capability:
 - 2 A source typ. at 25 °C
 - 2.5 A sink typ. at 25 °C
- Short propagation delay: 85 ns
- Switching times 25 ns rise/fall with 1 nF load
- Integrated bootstrap diode
- · Single input and shutdown pin
- · Adjustable deadtime
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- UVLO on both high-side and low-side sections
- · Compact and simplified layout
- · Bill of material reduction
- Flexible, easy and fast design

Applications

- · Motor driver for home appliances, factory automation, industrial drives, fans
- HID ballasts
- Induction heating
- Welding
- UPS
- Power supply units
- DC-DC converters

Description

The L6494 is a high voltage device manufactured with the BCD6 "OFF-LINE" technology. It is a single-chip half-bridge gate driver for N-channel power MOSFETs or IGBTs.

The high-side (floating) section is designed to stand a voltage rail up to 500 V, with 600 Vtransient withstand voltage. The logic inputs are CMOS/TTL compatible down to 3.3 V for easy interfacing microcontroller or DSP.

The device is a single input gate driver with programmable deadtime, and also features an active-low shutdown pin.

Both device outputs can sink 2.5 A and source 2 A, making the L6494 particularly suited for medium and high capacity power MOSFETs\IGBTs.

The independent UVLO protection circuits present on both the lower and upper driving sections prevent the power switches from being operated in low efficiency or dangerous conditions.

The integrated bootstrap diode as well as all of the integrated features of this driver make the application PCB design simpler and more compact, and help reducing the overall bill of material.



Block diagram

BOOTSTRAP DIODE воот VCC U۷ UV DETECTION DETECTION HVG LEVEL SHIFTER LOGIC HVG DRIVER $\overline{\mathrm{SD}}$ FLOATING STRUCTURE OUT IN vcc LVG DRIVER LVG DT PGND DEADTIME SGND

Figure 1. Block diagram

page 2/19



2 Pin description and connection diagram

Figure 2. Pin connection SO-14 (top view)




Table 1. Pin description

Pin number	Pin name	Туре	Function
1	IN	I	Output drivers logic input (is in phase with HVG and in opposition of phase with LVG)
2	SD	-	Shutdown logic input (active low)
3	SGND	Р	Signal ground
4	DT	I	Deadtime setting
5	PGND	Р	Power ground
6	LVG (1)	0	Low-side driver output
7	VCC	Р	Low-side section supply voltage
11	OUT	Р	High-side (floating) section common voltage
12	HVG (1)	0	High-side driver output
13	BOOT	Р	High-side (bootstrapped) section supply voltage
8, 9, 10, 14	NC	-	Not connected

^{1.} The circuit guarantees less than 1 V on the LVG and HVG pins (at I_{sink} = 10 mA), with V_{CC} > 3 V. This allows omitting the "bleeder" resistor connected between the gate and the source of the external MOSFET normally used to hold the pin low.

DS12020 - Rev 3 page 3/19



3 Electrical data

3.1 Absolute maximum ratings

Absolute maximum ratings are those values beyond which damage to the device may occur. These are stress ratings only and functional operation of the device at these conditions is not implied. Operating outside maximum recommended conditions for extended periods of time may impact product reliability and result in device failures.

Table 2. Absolute maximum ratings

Each voltage referred to SGND unless otherwise specified.

Symbol	Parameter	Va	Unit	
Зуппон	Farameter	Min.	Max.	Offit
V _{CC}	Supply voltage	- 0.3	21	V
V _{PGND}	Low-side driver ground	V _{CC} - 21	V _{CC} + 0.3	V
V _{OUT}	Output voltage	V _{BOOT} - 21	V _{BOOT} + 0.3	V
	Boot DC voltage	-0.3	500	V
V_{BOOT}	Boot transient withstand voltage (T _{pulse} < 1 ms)	-	620	V
V _{hvg}	High-side gate output voltage	V _{OUT} - 0.3	V _{BOOT} + 0.3	V
V _{Ivg}	Low-side gate output voltage	PGND - 0.3	V _{CC} + 0.3	V
V _i	Logic input voltage	-0.3	15	V
dV _{OUT} /dt	Allowed output slew rate	-	50	V/ns
P _{TOT}	Total power dissipation (T _{amb} = 25 °C)	-	1.0	W
T _J	Junction temperature	-	150	°C
T _{stg}	Storage temperature	-50	150	°C
ESD	Human body model	2	2	kV

3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Package	Value	Unit
R _{th (JA)}	Thermal resistance junction to ambient	SO-14	120	°C/W

DS12020 - Rev 3 page 4/19



3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Pin	Parameter Test conditions		Min.	Max.	Unit
VCC	VCC	Supply voltage	-	10	20	V
V _{PS} (1)	SGND - PGND	Low-side driver ground	-	-5	+5	V
V _{BO} (2)	BOOT - OUT	Floating supply voltage	-	9.3	20	V
V	OUT	OUT DC voltage	-	-9 ⁽³⁾	480	V
V _{OUT}		OUT transient withstand voltage	T _{pulse} < 1 ms	-	600	V
f _{sw}	-	Maximum switching frequency	HVG, LVG load C _L = 1 nF	-	800	kHz
TJ	-	Junction temperature	-	-40	125	°C
T _{amb}	-	Ambient temperature (4).	-	-40	125	°C

^{1.} $V_{PS} = V_{PGND} - SGND$.

DS12020 - Rev 3 page 5/19

^{2.} $V_{BO} = V_{BOOT} - V_{OUT}$.

^{3.} LVG off. V_{CC} = 12.5 V. Logic is operational if V_{BOOT} > 5 V.

^{4.} Maximum ambient temperature is actually limited by T_J



4 Electrical characteristics

Table 5. Electrical characteristics

VCC = 15 V; PGND = SGND; T_J = + 25 °C


Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Low-side se	ction sup	oly					
V _{CC_hys}		V _{CC} UV hysteresis		0.5	0.6	0.72	V
V _{CC_thON}		V _{CC} UV turn-ON threshold		8.7	9.3	9.8	V
V _{CC_thOFF}	VCC vs.	V _{CC} UV turn-OFF threshold		8.2	8.7	9.2	V
I _{qccu}	SGND	Undervoltage quiescent supply current	$VCC = \overline{SD} = 7 V$ IN = DT = SGND	-	135	200	μA
I _{qcc}		Quiescent current	VCC = 15 V SD = 5 V; IN = DT = SGND	-	490	700	μA
Bootstrappe	ed supply	voltage section ⁽¹⁾					
V _{BO_hys}		V _{BO} UV hysteresis		0.48	0.6	0.7	V
V _{BO_thON}		V _{BO} UV turn-ON threshold		8	8.6	9.1	V
V _{BO_thOFF}		V _{BO} UV turn-OFF threshold		7.5	8.0	8.5	V
I _{QBOU}	BOOT	Undervoltage V _{BO} quiescent current	$V_{BO} = \overline{SD} = 7 \text{ V}$ IN = SGND	-	20	30	μA
I _{QBO}	vs. OUT	V _{BO} quiescent current	V _{BO} = 15 SD = IN = 5 V	-	90	120	μA
I _{LK}		High voltage leakage current	BOOT = HVG = OUT = 600 V	-	-	8	μA
R _{DS(on)}		Bootstrap driver on resistance		-	175	-	Ω
Driving buff	er section						
I _{so}		High/low-side source peak current	LVG/HVG high T _J = 25 °C	1.6	2.0	-	А
	LVG,	Current	Full temperature range (3)	1.25	-	-	Α
I _{si}	HVG	High/low-side sink peak current	LVG/HVG low T _J = 25 °C	2.0	2.5	_	А
			Full temperature range (3)	1.55	-	-	Α
Logic inputs	5						
V_{il}	IN, \overline{SD} ,	Low level logic threshold		0.95	-	1.45	V
V _{ih}	vs. SGND	High level logic threshold voltage		2	-	2.5	V
$I_{\rm INh}$		IN logic "1" input bias current	IN = 15 V	120	200	260	μA
I _{INI}	IN vs. SGND	IN logic "0" input bias current	IN = 0 V	-	-	1	μA
R _{PD_IN}		IN pull-down resistor	IN = 15 V	58	75	125	kΩ
I _{SDh}		SD logic "1" input bias current	SD = 15 V	-	-	1	μA
I _{SDI}	SD vs. SGND	SD logic "0" input bias current	<u>SD</u> = 0 V	14	17	23	μA
R _{PU SD}		SD pull-up resistor	<u>SD</u> = 0 V	58	75	125	kΩ

DS12020 - Rev 3 page 6/19



Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
Dynamic ch	Dynamic characteristics (see Figure 3 and Figure 4)									
t _{on}	SD vs. LVG/HV G	High/low-side driver turn-on propagation delay			85	120	ns			
t _{off}	SD vs. LVG/ HVG; IN vs. LVG/HV	High/low-side driver turn-off propagation delay	$V_{OUT} = 0 \text{ V}; V_{BOOT} = V_{CC}$ $C_L = 1 \text{ nF}; V_i = 0 \text{ to } 3.3 \text{ V}$	-	85	120	ns			
MT	-	Delay matching, HS and LS turn on/off ⁽⁴⁾	-	-	-	30	ns			
t _r	LVG,	Rise time	C _L = 1 nF	-	25	-	ns			
t _f	HVG	Fall time	C _L = 1 nF	-	25	-	ns			
	-		$R_{DT} = 0 \Omega$, $C_L = 1 nF$	0.34	0.44	0.54	μs			
DT		Deadtime setting range	$R_{DT} = 100 \text{ k}\Omega, C_{L} = 1 \text{ nF}$ $C_{DT} = 100 \text{ nF}$	2.10	2.70	3.30	μs			
			$R_{DT} = 200 \text{ k}\Omega, C_L = 1 \text{ nF}$ $C_{DT} = 100 \text{ nF}$	4.00	5.00	6.00	μs			
			$R_{DT} = 0 \Omega$, $C_L = 1 nF$	-	-	85	ns			
MDT	_	- Matching deadtime (5)	$R_{DT} = 100 \text{ k}\Omega, C_L = 1 \text{ nF}$ $C_{DT} = 100 \text{ nF}$	-	-	350	ns			
			$R_{DT} = 200 \text{ k}\Omega, C_{L} = 1 \text{ nF}$ $C_{DT} = 100 \text{ nF}$	_	-	700	ns			

- 1. $V_{BO} = V_{BOOT} V_{OUT}$
- 2. $R_{DS(on)}$ is tested in the following way: $R_{DS(on)} = [(V_{CC} V_{BOOT1}) (V_{CC} V_{BOOT2})] / [I_1(V_{CC}, V_{BOOT1}) I_2(V_{CC}, V_{BOOT2})]$ where I_1 is BOOT pin current when $V_{BOOT} = V_{BOOT1}$, I_2 when $V_{BOOT} = V_{BOOT2}$.
- 3. Characterized, not tested in production.
- $4. \quad MT = max. \ (|t_{on(LVG)} t_{off(LVG)}|, \ |t_{on(HVG)} t_{off(HVG)}|, \ |t_{off(LVG)} t_{on(HVG)}|, \ |t_{off(HVG)} t_{on(LVG)}|).$
- 5. $MDT = |DT_{LH} DT_{HL}|$ (see Figure 4).



DS12020 - Rev 3 page 7/19







Figure 4. IN timings and deadtime





DS12020 - Rev 3 page 8/19





5 Truth table

Table 6. Truth table

Input		Output		
SD	IN	LVG	HVG	
L	X (1)	L	L	
Н	L	Н	L	
Н	Н	L	Н	

1. X: don't care.

DS12020 - Rev 3 page 9/19



6 Typical application diagram

FROM CONTROLLER

Rev

DT

Rev

DT

DETECTION

FROM CONTROLLER

FROM CONTROLLER

FROM CONTROLLER

FROM CONTROLLER

FROM CONTROLLER

Rev

DT

DT

DEADTIME

DT

DEADTIME

SGND

BOOT

Rev

LEVEL

LEVEL

BOOT

Rev

DETECTION

FLOATING STRUCTURE

OUT


TO LOAD

SGND

System power ground

Figure 6. Typical application diagram

Figure 7. Suggested PCB layout (SO-14)




DS12020 - Rev 3 page 10/19



7 Bootstrap driver

A bootstrap circuitry is needed to supply the high voltage section. This function is usually accomplished by a high voltage fast recovery diode (see Figure 8). In the L6494 an integrated structure replaces the external diode.

Figure 8. Bootstrap driver with external high voltage fast recovery



7.1 C_{BOOT} selection and charging

To choose the proper C_{BOOT} value the external MOS can be seen as an equivalent capacitor.

This capacitor C_{EXT} is related to the MOS total gate charge:

Equation 1

$$C_{EXT} = \frac{Q_{gate}}{V_{gate}} \tag{1}$$

The ratio between the capacitors C_{EXT} and C_{BOOT} is proportional to the cyclical voltage loss. It must be: $C_{BOOT} >> C_{EXT}$.

For example: if Q_{gate} is 30 nC and V_{gate} is 10 V, C_{EXT} is 3 nF. With C_{BOOT} = 100 nF the drop would be 300 mV. If HVG must be supplied for a long period, the C_{BOOT} selection must take into account also the leakage and quiescent losses.

For example: HVG steady-state consumption is lower than 120 μ A, therefore, if HVG t_{on} is 5 ms, C_{BOOT} must supply 0.6 μ C to C_{EXT} . This charge on a 1 μ F capacitor means a voltage drop of 0.6 V.

The internal bootstrap driver offers a big advantage: the external fast recovery diode can be avoided (it usually has very high leakage current). This structure can work only if V_{OUT} is close to SGND (or lower) and, in the meantime, the LVG is on. The charging time (t_{charge}) of the C_{BOOT} is the time in which both conditions are fulfilled and it Must be long enough to charge the capacitor.

The bootstrap driver introduces a voltage drop due to the DMOS $R_{DS(on)}$ (typical value: 175 Ω). This drop can be neglected at low switching frequency, but it should be taken into account when operating at high switching frequency.

is useful to compute the drop on the bootstrap DMOS:

Equation 2

$$V_{drop} = I_{charge} \cdot R_{DS(on)} \rightarrow V_{drop} = \frac{Q_{gate}}{t_{charge}} \cdot R_{DS(on)}$$
 (2)

where Q_{gate} is the gate charge of the external power MOS, $R_{DS(on)}$ is the ON-resistance of the bootstrap DMOS, and t_{charge} is the charging time of the bootstrap capacitor.

For example: using a power MOS with a total gate charge of 30 nC, the drop on the bootstrap DMOS is about 1 V, if the t_{charge} is 5 μs . In fact:

Equation 3

$$V_{drop} = \frac{30nC}{5\mu s} \cdot 175\Omega \sim 1V \tag{3}$$

 V_{drop} should be taken into account when the voltage drop on C_{BOOT} is calculated: if this drop is too high, or the circuit topology doesn't allow a sufficient charging time, an external diode can be used.

DS12020 - Rev 3 page 11/19




8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 SO-14 package information

Figure 9. SO-14 package outline




DS12020 - Rev 3 page 12/19



Table 7. SO-14 package mechanical data

Symbol	Dimensions (mm)				
Зушьої	Min.	Тур.	Max.		
Α	1.35	-	1.75		
A1	0.10	-	0.25		
A2	1.10	-	1.65		
В	0.33	-	0.51		
С	0.19	-	0.25		
D	8.55	-	8.75		
E	3.80	-	4.00		
е	-	1.27	-		
Н	5.80	-	6.20		
h	0.25	-	0.50		
L	0.40	-	1.27		
k	0	-	8		
ddd	-	-	0.10		

Figure 10. SO-14 package suggested land pattern



DS12020 - Rev 3 page 13/19



9 Ordering information

Table 8. Order code

Order Code	Package	Package marking	Packing
L6494LD	SO-14	L6494LD	Tube
L6494LDTR	SO-14	L6494LD	Tape and reel

DS12020 - Rev 3 page 14/19



Revision history

Table 9. Document revision history

Date	Version	Changes
08-Feb-2017	1	Initial release.
14-Nov-2017	2	Updated Section Description, Table 4 and Table 5
01-Aug-2024	3	Updated Table 5 (DT values and I _{qccu} , I _{qcc} , I _{so} , I _{si} test conditions) and Figure 5 (equation). Updated Table 7 (typo error) and Section 7.

DS12020 - Rev 3 page 15/19



Contents

1	Bloc	ck diagram	2
2		description and connection diagram	
3		ctrical data	
	3.1	Absolute maximum ratings	4
	3.2	Thermal data	
	3.3	Recommended operating conditions	5
4	Elec	ctrical characteristics	6
5	Trut	th table	
6	Турі	ical application diagram	10
7	Воо	otstrap driver	11
	7.1	C _{BOOT} selection and charging	11
8	Pac	kage information	12
	8.1	SO-14 package information	12
9	Ord	ering information	14
Re	vision	history	15





List of tables

Table 1.	Pin description	. 3
Table 2.	Absolute maximum ratings	. 4
	Thermal data	
Table 4.	Recommended operating conditions	. 5
Table 5.	Electrical characteristics	. 6
Table 6.	Truth table	. 6
Table 7.	SO-14 package mechanical data	13
Table 8.	Order code	14
Table 9.	Document revision history	15



List of figures

Figure 1.	Block diagram	. 2
Figure 2.	Pin connection SO-14 (top view)	. 3
Figure 3.	SD timings	. 7
Figure 4.	IN timings and deadtime	. 8
Figure 5.	Typical deadtime vs. DT resistor value	. 8
Figure 6.	Typical application diagram	10
Figure 7.	Suggested PCB layout (SO-14)	10
Figure 8.	Bootstrap driver with external high voltage fast recovery	11
Figure 9.	SO-14 package outline	12
Figure 10.	SO-14 package suggested land pattern	13



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS12020 - Rev 3 page 19/19