

## STM32F76xxx and STM32F77xxx device errata

### Applicability

This document applies to the part numbers of STM32F76xxx and STM32F77xxx devices listed in [Table 1](#) and their variants shown in [Table 2](#).

[Section 1](#) gives a summary and [Section 2](#) a description of / workaround for device limitations, with respect to the device datasheet and reference manual RM0410.

Deviation of the device behavior from the description in its corresponding data sheet and/or reference manual can be considered as a device limitation or as a documentation error. The term “errata” applies both to limitations and documentation errata.

**Table 1. Device summary**

Reference	Part numbers
STM32F76xxx	STM32F765BG, STM32F765BI, STM32F765IG, STM32F765II, STM32F765NG, STM32F765NI, STM32F765VG, STM32F765VI, STM32F765ZG, STM32F765ZI, STM32F767BG, STM32F767BI, STM32F767IG, STM32F767II, STM32F767NG, STM32F767NI, STM32F767VG, STM32F767VI, STM32F767ZG, STM32F767ZI, STM32F768AI, STM32F769AG, STM32F769AI, STM32F769BG, STM32F769BI, STM32F769IG, STM32F769II, STM32F769NG, STM32F769NI
STM32F77xxx	STM32F777BI, STM32F777II, STM32F777NI, STM32F777VI, STM32F777ZI, STM32F778AI, STM32F779AI, STM32F779BI, STM32F779II, STM32F779NI

**Table 2. Device variants**

Reference	Silicon revision codes	
	Device marking <sup>(1)</sup>	REV_ID <sup>(2)</sup>
STM32F76xxx	A	0x1000
STM32F77xxx	Z	0x1001

1. Refer to the device data sheet for how to identify this code on different types of package.

2. REV\_ID[15:0] bit field of DBGMCU\_IDCODE register. Refer to the reference manual.

# Contents

- 1 Summary of device errata ..... 4**
- 2 Description of device errata ..... 6**
  - 2.1 Core ..... 6
  - 2.2 System ..... 7
    - 2.2.1 Internal noise impacting the ADC accuracy ..... 7
    - 2.2.2 Wakeup from Standby mode when the back-up SRAM regulator is enabled ..... 7
    - 2.2.3 LSE high driving and low driving capability is not usable for TFBGA216 package under certain conditions ..... 7
    - 2.2.4 DTCM-RAM not accessible in read when the MCU is in Sleep mode (WFI/WFE) ..... 8
  - 2.3 FMC ..... 8
    - 2.3.1 Dummy read cycles inserted when reading synchronous memories ..... 8
    - 2.3.2 Wrong data read from a busy NAND memory ..... 8
    - 2.3.3 Spurious clock stoppage with continuous clock feature enabled ..... 9
    - 2.3.4 Data read might be corrupted when the write FIFO is disabled ..... 9
  - 2.4 QUADSPI ..... 10
    - 2.4.1 First nibble of data is not written after a dummy phase ..... 10
    - 2.4.2 Wrong data can be read in memory-mapped after an indirect mode operation ..... 10
    - 2.4.3 Memory-mapped read operations may fail when timeout counter is enabled. .... 11
  - 2.5 ADC ..... 11
    - 2.5.1 ADC sequencer modification during conversion ..... 11
  - 2.6 DAC ..... 12
    - 2.6.1 DMA underrun flag management ..... 12
    - 2.6.2 DMA request not automatically cleared by DMAEN=0 ..... 12
  - 2.7 DSI Host ..... 12
    - 2.7.1 When used over the DSI link, the tearing effect interrupt flag is set when an acknowledge trigger is received from the display ..... 12
    - 2.7.2 The time to activate the clock between HS transmissions is not calculated correctly ..... 13
    - 2.7.3 The immediate update procedure may fail ..... 13
  - 2.8 JPEG ..... 14

2.8.1	False EOI marker is inserted after clearing the HDR bit	14
2.8.2	No DMA transfer complete generated at the end of the encoding process after clearing the HDR bit	14
2.8.3	JPEG FIFO might be corrupted	14
2.9	LPTIM	15
2.9.1	MCU may remain stuck in LPTIM interrupt when entering Stop mode	15
2.10	RTC	15
2.10.1	RTC calendar registers are not locked properly	15
2.11	I2C	16
2.11.1	Wrong data sampling when data setup time ( $t_{SU, DAT}$ ) is shorter than one I2C kernel clock period	16
2.11.2	Spurious bus error detection in master mode	16
2.11.3	10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave	16
2.11.4	Last-received byte loss in reload mode	17
2.12	USART	18
2.12.1	nRTS is active while RE or UE = 0	18
2.13	SPI/I2S	18
2.13.1	Slave desynchronization in PCM short pulse mode	18
2.13.2	BSY bit may stay high at the end of a data transfer in Slave mode	18
2.14	SDMMC	19
2.14.1	Wrong CCRCFAIL status after a response without CRC is received	19
2.14.2	MMC stream write of less than 8 bytes does not work correctly	19
2.15	BxCAN	20
2.15.1	BxCAN time triggered mode not supported	20
2.16	Ethernet	20
2.16.1	Incorrect layer 3 (L3) checksum is inserted in transmitted IPv6 packets without TCP, UDP or ICMP payloads	20
2.16.2	The Ethernet MAC processes invalid extension headers in the received IPv6 frames	21
2.16.3	MAC stuck in the Idle state on receiving the TxFIFO flush command exactly 1 clock cycle after a transmission completes	21
2.16.4	Transmit frame data corruption	22
2.16.5	Successive write operations to the same register might not be fully taken into account	22
2.16.6	Ethernet erroneous data received in RMI configuration	25
<b>3</b>	<b>Revision history</b>	<b>26</b>

# 1 Summary of device errata

The following table gives a quick references to all documented device limitations of STM32F76xxx and STM32F77xxx and their status:

A = limitation present, workaround available

N = limitation present, no workaround available

P = limitation present, partial workaround available

“-” = limitation absent

Applicability of a workaround may depend on specific conditions of target application. Adoption of a workaround may cause restrictions to target application. Workaround for a limitation is deemed partial if it only reduces the rate of occurrence and/or consequences of the limitation, or if it is fully effective for only a subset of instances on the device or in only a subset of operating modes, of the function concerned.

**Table 3. Summary of device limitations**

Function	Section	Limitation	Status	
			Rev. A	Rev. Z
System	2.2.1	<i>Internal noise impacting the ADC accuracy</i>	A	A
	2.2.2	<i>Wakeup from Standby mode when the back-up SRAM regulator is enabled</i>	A	A
	2.2.3	<i>LSE high driving and low driving capability is not usable for TFBGA216 package under certain conditions</i>	A	-
	2.2.4	<i>DTCM-RAM not accessible in read when the MCU is in Sleep mode (WFI/WFE)</i>	A	-
FMC	2.3.1	<i>Dummy read cycles inserted when reading synchronous memories</i>	N	N
	2.3.2	<i>Wrong data read from a busy NAND memory</i>	A	A
	2.3.3	<i>Spurious clock stoppage with continuous clock feature enabled</i>	A	A
	2.3.4	<i>Data read might be corrupted when the write FIFO is disabled</i>	A	A
QUADSPI	2.4.1	<i>First nibble of data is not written after a dummy phase</i>	A	A
	2.4.2	<i>Wrong data can be read in memory-mapped after an indirect mode operation</i>	A	A
	2.4.3	<i>Memory-mapped read operations may fail when timeout counter is enabled.</i>	A	A
ADC	2.5.1	<i>ADC sequencer modification during conversion</i>	A	A
DAC	2.6.1	<i>DMA underrun flag management</i>	A	A
	2.6.2	<i>DMA request not automatically cleared by DMAEN=0</i>	A	A

**Table 3. Summary of device limitations (continued)**

Function	Section	Limitation	Status	
			Rev. A	Rev. Z
DSI Host	2.7.1	<i>When used over the DSI link, the tearing effect interrupt flag is set when an acknowledge trigger is received from the display</i>	A	A
	2.7.2	<i>When used over the DSI link, the tearing effect interrupt flag is set when an acknowledge trigger is received from the display</i>	A	A
	2.7.3	<i>The immediate update procedure may fail</i>	A	A
JPEG	2.8.1	<i>False EOI marker is inserted after clearing the HDR bit</i>	A	A
	2.8.2	<i>No DMA transfer complete generated at the end of the encoding process after clearing the HDR bit</i>	A	A
	2.8.3	<i>JPEG FIFO might be corrupted</i>	A	A
LPTIM	2.9.1	<i>MCU may remain stuck in LPTIM interrupt when entering Stop mode</i>	A	A
RTC	2.10.1	<i>RTC calendar registers are not locked properly</i>	A	A
I2C	2.11.1	<i>Wrong data sampling when data setup time (t<sub>SU;DAT</sub>) is shorter than one I2C kernel clock period</i>	A	A
	2.11.2	<i>Spurious bus error detection in master mode</i>	A	A
	2.11.3	<i>10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave</i>	A	A
	2.11.4	<i>Last-received byte loss in reload mode</i>	A	A
USART	2.12.1	<i>nRTS is active while RE or UE = 0</i>	A	A
SPI/I2S	2.13.1	<i>Slave desynchronization in PCM short pulse mode</i>	A	A
	2.13.2	<i>BSY bit may stay high at the end of a data transfer in Slave mode</i>	A	A
SDMMC	2.14.1	<i>Wrong CCRCFAIL status after a response without CRC is received</i>	A	A
	2.14.2	<i>MMC stream write of less than 8 bytes does not work correctly</i>	A	A
BxCAN	2.15.1	<i>BxCAN time triggered mode not supported</i>	N	N
Ethernet	2.16.1	<i>Incorrect layer 3 (L3) checksum is inserted in transmitted IPv6 packets without TCP, UDP or ICMP payloads</i>	A	A
	2.16.2	<i>The Ethernet MAC processes invalid extension headers in the received IPv6 frames</i>	N	N
	2.16.3	<i>MAC stuck in the Idle state on receiving the TxFIFO flush command exactly 1 clock cycle after a transmission completes</i>	A	A
	2.16.4	<i>Transmit frame data corruption</i>	A	A
	2.16.5	<i>Successive write operations to the same register might not be fully taken into account</i>	A	A
	2.16.6	<i>Ethernet erroneous data received in RMII configuration</i>	A	-

## 2 Description of device errata

The following sections describe limitations of the applicable devices with Arm<sup>®(a)</sup> core and provide workarounds if available. They are grouped by device functions.



### 2.1 Core

An errata notice of the STM32F76xxx and STM32F77xxx core is available from <http://infocenter.arm.com>.

All the described limitations are minor and related to the revision r1p0 of the Cortex<sup>®</sup>-M7 core. Refer to:

- Arm processor Cortex<sup>®</sup>-M7 (AT610) and Cortex<sup>®</sup>-M7 with FPU (AT611) software developer errata notice
- Arm embedded trace macrocell CoreSight ETM-M7 (TM975) software developer errata notice

[Table 4](#) summarizes these limitations and their implications on the behavior of STM32F76xxx and STM32F77xxx devices.

**Table 4. Cortex<sup>®</sup>-M7 core limitations and impact on microcontroller behavior**

Arm ID	Arm category	Impact on STM32F76xxx and STM32F77xxx devices
851031	Cat C	Minor
850725	Cat C	Minor
850724	Cat C	Minor

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

## 2.2 System

### 2.2.1 Internal noise impacting the ADC accuracy

#### Description

An internal noise generated on  $V_{DD}$  supplies and propagated internally may impact the ADC accuracy.

This noise is always active whatever the power mode of the MCU (Run or Sleep).

#### Workaround

To adapt the accuracy level to the application requirements, set one of the following options:

- Option1  
Set the ADCDC1 bit in the PWR\_CR register.
- Option2  
Set the corresponding ADCxDC2 bit in the SYSCFG\_PMC register.

Only one option can be set at a time.

For more details on option1 and option2 mechanisms, refer to AN4073

### 2.2.2 Wakeup from Standby mode when the back-up SRAM regulator is enabled

#### Description

When writing to the PWR\_CSR1 register to enable or disable the back-up SRAM regulator, if the EIWUP bit is overwritten 0, the RTC wakeup event (alarm, RTC Tamper, RTC TimeStamp or RTC wakeup time) does not wake up the system from Standby mode.

#### Workaround

For each write access on the PWR\_CSR1 register to enable or disable the back-up SRAM regulator, the EIWKUP bit must be set to 1 in order to enable a wakeup from Standby mode using RTC events.

### 2.2.3 LSE high driving and low driving capability is not usable for TFBGA216 package under certain conditions

#### Description

On the TFBGA216 package when the LSE low driving capability or LSE high driving capability is selected (LSEDRV[1:0]=00 or LSEDRV[1:0]=11 in the RCC\_BDCR register, respectively) for the LSE oscillator, the oscillation stability is impacted by toggling the MCU pins near the LSE input pin at relatively high-frequency.

The TFBGA216 pins impacting the LSE stability are: PF0, PF1, PI11 and PI12

Impact: under the above described conditions, intermittent LSE clock pulse losses (in low driving capability) or intermittent LSE clock pulse add-ons (in high driving capability) are possible.

**Workaround**

On the TFBGA216 package do not select the LSE high driving capability or the LSE low driving capability, and:

- Use the LSE medium high driving capability (LSEDRV[1:0]=01 in the RCC\_BDCR register)
- Or the LSE medium low driving capability (LSEDRV[1:0]=10 in the RCC\_BDCR register)

**2.2.4 DTCM-RAM not accessible in read when the MCU is in Sleep mode (WFI/WFE)****Description**

- The DTCM-RAM is not accessible in read during Sleep mode (when the CPU clock is gated). When a read access to the DTCM-RAM is performed by an AHB bus master (that are the DMAs) while the CPU is in sleep mode (CPU clock is gated), the data is not transmitted to the AHB bus and the AHB master reads 0x0000\_0000.
- There is no issue when a write is performed to the DTCM-RAM while the CPU is in sleep mode, the data is correctly written in the DTCM-RAM.

**Workaround**

Use the AXI SRAM1 or SRAM2 for DMA data read transfers and use the AXI DTCM-RAM for DMA data write transfers in Sleep mode.

**2.3 FMC****2.3.1 Dummy read cycles inserted when reading synchronous memories****Description**

When performing a burst read access from a synchronous memory, two dummy read accesses are performed at the end of the burst cycle whatever the type of burst access.

The extra data values read are not used by the FMC and there is no functional failure.

**Workaround**

None.

**2.3.2 Wrong data read from a busy NAND memory****Description**

When a read command is issued to the NAND memory, the R/B signal gets activated upon the de-assertion of the chip select. If a read transaction is pending, the NAND controller might not detect the R/B signal (connected to NWAIT) previously asserted and sample a wrong data. This problem occurs only when the MEMSET timing is configured to 0x00 or when ATTHOLD timing is configured to 0x00 or 0x01.



**Workaround**

Either configure MEMSET timing to a value greater than 0x00 or ATTHOLD timing to a value greater than 0x01.

**2.3.3 Spurious clock stoppage with continuous clock feature enabled****Description**

With the continuous clock feature enabled, the FMC\_CLK clock may spuriously stop when:

- the FMC\_CLK clock is divided by 2, and
- an FMC bank set as 32-bit is accessed with a byte access.

division ratio set to 2, the FMC\_CLK clock may spuriously stop upon an

*Note:* *With static memories, a spuriously stopped clock can be restarted by issuing a synchronous transaction or any asynchronous transaction different from a byte access on 32-bit data bus width.*

**Workaround**

With the continuous clock feature enabled, do not set the FMC\_CLK clock division ratio to 2 when accessing 32-bit asynchronous memories with byte access.

**2.3.4 Data read might be corrupted when the write FIFO is disabled****Description**

When the write FIFO is disabled, the FIFO empty event is generated for every write access. During a write access, if a new read access occurs, the FMC grants the read access and waits till the FIFO gets empty. If another read access occurs in a very short window (one cycle the FIFO empty event), the returned data are corrupted. This issue occurs only when the write FIFO is disabled (the WFDIS bit in the FMC\_BCR1 register is set).

**Workaround**

Enable the write FIFO.

## 2.4 QUADSPI

### 2.4.1 First nibble of data is not written after a dummy phase

#### Description

The first nibble of data to be written to the external Flash memory is lost in the following conditions:

- The QUADSPI is used in the indirect write mode, and
- At least one dummy cycle is used

#### Workaround

Do not use dummy cycles for creating latency between the address phase and data phase, in indirect write mode. Instead, use alternate bytes to substitute the dummy cycles. The same latency can be achieved if the number of dummy cycles to substitute with alternate-byte cycles is an integer multiple of the number of cycles required for transferring one alternate byte, as shown in [Table 5](#):

**Table 5. Cycle number versus QUADSPI modes**

QUADSPI mode	Number of cycles per alternate byte
4-data-line DDR	1
4-data-line SDR	2
2-data-line SDR	4
1-data-line SDR	8

For example, the latency corresponding to eight dummy cycles can be exactly substituted with one single alternate byte in 1-data-line SDR mode, but two alternate bytes are required in 2-data-line SDR mode. One single dummy cycle can only exactly be substituted in 4-data-line DDR mode, using one alternate byte.

*Note:* This is also applicable to dual-flash memory mode.

### 2.4.2 Wrong data can be read in memory-mapped after an indirect mode operation

#### Description

Wrong data can be read with the first memory-mapped read request when the Quad-SPI peripheral enters in memory-mapped mode without reset of both LSB bits in the QUADSPI\_AR[1:0] address register.

#### Workaround

The QUADSPI\_AR register must be reset just before entering in memory-mapped mode. This can be done in two different ways, depending on the current Quad-SPI operating mode:

1. Indirect read mode:
  - a) Reset the address register
  - b) Make an abort request to stop the reading and clear the busy bit
  - c) Enter in memory-mapped mode.
2. Indirect write mode:
  - a) Reset the address register
  - b) Enter in memory-mapped mode

*Note:* The user must take care to not write to the QUADSPI\_DR register after resetting the address register.

### 2.4.3 Memory-mapped read operations may fail when timeout counter is enabled.

#### Description

In the Memory-mapped mode when the TC is enabled, the Quad-SPI peripheral can hang and the memory-mapped read operations fail.

The Quad-SPI hang occurs if the timeout flag TOF is set at the same clock edge of a new memory mapped read request.

#### Workaround

The timeout counter must be disabled.

In order to rise the chip select high, the application can make an abort at the end of each memory-mapped read operation.

## 2.5 ADC

### 2.5.1 ADC sequencer modification during conversion

#### Description

If an ADC conversion is started by software (writing the SWSTART bit), and if the ADC\_SQRx or ADC\_JSQRx registers are modified during the conversion, the current conversion is reset and the ADC does not restart a new conversion sequence automatically. If an ADC conversion is started by hardware trigger, this limitation does not apply. The ADC restarts a new conversion sequence automatically.

#### Workaround

When an ADC conversion sequence is started by software, a new conversion sequence can be restarted only by setting the SWSTART bit in the ADC\_CR2 register.

## 2.6 DAC

### 2.6.1 DMA underrun flag management

#### Description

If the DMA is not fast enough to input the next digital data to the DAC, as a consequence, the same digital data is converted twice. In these conditions, the DMAUDR flag is set, which usually leads to disable the DMA data transfers. This is not the case: the DMA is not disabled by DMAUDR=1, and it keeps serving the DAC.

#### Workaround

To disable the DAC DMA stream, reset the EN bit (corresponding to the DAC DMA stream) in the DMA\_SxCR register.

### 2.6.2 DMA request not automatically cleared by DMAEN=0

#### Description

If the application wants to stop the current DMA-to-DAC transfer, the DMA request is not automatically cleared by DMAEN=0, or by DACEN=0.

If the application stops the DAC operation while the DMA request is high, the DMA request is pending while the DAC is reinitialized and restarted; with the risk that a spurious unwanted DMA request is served as soon as the DAC is re-enabled.

#### Workaround

To stop the current DMA-to-DAC transfer and restart, the following sequence should be applied:

1. Check if DMAUDR is set.
2. Clear the DAC/DMAEN bit.
3. Clear the EN bit of the DAC DMA/Stream.
4. Reconfigure by software the DAC, DMA, triggers.
5. Restart the application.

## 2.7 DSI Host

### 2.7.1 When used over the DSI link, the tearing effect interrupt flag is set when an acknowledge trigger is received from the display

#### Description

In the adapted command mode, when the tearing effect mechanism is used over the DSI link, the tearing effect interrupt Flag (TEIF) of the DSI wrapper interrupt status register (DSI\_WISR) is asserted when an acknowledge trigger is received from the display.

An acknowledge trigger can be received from the display:

- For each packet when the acknowledge request enable (ARE) bit of the DSI Host command mode configuration register (DSI\_CMCR) is set,
- When a response is awaited from the display.

### Workaround

Do not use the tearing effect over the link but use the dedicated TE pin.

When using the tearing effect over the link, do not use the tearing effect interrupt nor the automatic refresh mode, but launch the display refresh immediately after a `set_tear_on` or a `set_scanline` DCS command (as the display is driving the DSI link until the tearing effect occurs, the refresh is automatically stalled until the tearing effect).

## 2.7.2 The time to activate the clock between HS transmissions is not calculated correctly

### Description

In the automatic clock lane control mode, the DSI Host can turn off the clock lane between two high-speed transmissions.

To do so, the DSI Host calculates the time required for the clock lane to change from high-speed to low-power and from low-power to high-speed.

These timings are configured by the `HS2LP_TIME` and `LP2HS_TIME` in the DSI Host clock lane timer configuration Register (DSI\_CLTCR). The DSI Host is not calculating `LP2HS_TIME + HS2LP_TIME` but `2 x HS2LP_TIME` instead.

### Workaround

Configure `HS2LP_TIME` and `LP2HS_TIME` with the same value as the max between `HS2LP_TIME` and `LP2HS_TIME`.

As an example, if `HS2LP_TIMER = 44` and `LP2HS_TIME = 113` configure the register fields as follows:

- `HS2LP_TIME = 113`,
- `LP2HS_TIME = 113`.

## 2.7.3 The immediate update procedure may fail

### Description

The immediate update procedure implies that both the update register (UR) and the enable (EN) bits of the DSI Host video shadow control register (DSI\_VSCR) are initially cleared, and are set by the same instruction.

Because of a race condition between the two signals, this immediate update procedure may fail in few cases, leading the DSI Host to wait until the next frame end before updating the configuration.

### Workaround

After an immediate update procedure, verify if the configuration is updated by reading the auto-cleared bit UR.

If the UR bit is not cleared, repeat the process by writing first 0x0000 then 0x0101 in DSIOHOST\_VSCR.

## 2.8 JPEG

### 2.8.1 False EOI marker is inserted after clearing the HDR bit

#### Description

An extra end of image (EOI) marker (0xFFD9) is written automatically into the output FIFO at the end of an encoding process with header processing. If the HDR mode is enabled and when the software clears the HDR bit at the end of the encoding process before making a software reset, an extra data (EOI marker = 0xFFD9) is inserted into the output FIFO. It implies that the extra data might be outputted from the FIFO and stored in a RAM

#### Workaround

The software must clear the EOC flag and perform a software reset before changing the HDR bit configuration in the JPEG codec configuration register 1 (JPEG\_CONFR1).

### 2.8.2 No DMA transfer complete generated at the end of the encoding process after clearing the HDR bit

If the JPEG is configured as the DMA flow controller, the DMA might enter an infinite wait due to the fact that the JPEG does not generate the correct last data request for it.

The JPEG might not generate the correct last request if the following conditions are met:

- The software clears the HDR bit at the end of the encoding process
- The encoding process has the header processing enabled (the EOC flag is asserted and no software reset is performed)
- And the FIFO level is equal to the threshold.

#### Workaround

- The software must clear the EOC flag and perform a software reset before changing the HDR bit configuration in the JPEG codec configuration register 1 (JPEG\_CONFR1).
- Or use the DMA as the flow controller

### 2.8.3 JPEG FIFO might be corrupted

#### Description

The JPEG can be accessed in a concurrent way with other peripherals (OTGFS, RNG, HASH, CRYP and DCMI) on the same AHB bus. This might result in a dummy read/write access to the JPEG peripheral. As a consequence it can lead to a wrong data written into the input FIFO, or a data loss from the output FIFO.

#### Workaround

Avoid a concurrent access between the JPEG access and other peripherals on the same AHB bus.

## 2.9 LPTIM

### 2.9.1 MCU may remain stuck in LPTIM interrupt when entering Stop mode

#### Description

This limitation occurs when disabling the low power timer (LPTIM).

When the firmware clears the LPTIM\_CR.ENABLE bit within a small time window around one LPTIM interrupt occurrence, then the LPTIM interrupt signal used to wake up the MCU from Stop mode may be frozen in active state. Consequently, when trying to enter Stop mode, this limitation prevents the MCU from entering low power mode and the firmware remains stuck in the LPTIM interrupt routine.

This limitation applies to all Stop modes and to all instances of the LPTIM. Note that the occurrence of this issue is very low.

#### Workaround

In order to disable a low power timer (LPTIMx) peripheral, do not clear its ENABLE bit in its respective LPTIMx\_CR register. Instead, reset the whole LPTIMx peripheral via the RCC controller by setting and resetting its respective LPTIMxRST bit in RCC\_APB1RSTRz register.

## 2.10 RTC

### 2.10.1 RTC calendar registers are not locked properly

#### Description

When reading the calendar registers with BYPSHAD = 0, the RTC\_TR and RTC\_DR registers may not be locked after reading the RTC\_SSR register. This happens if the read operation is initiated one APB clock period before the shadow registers are updated. This can result in a non-consistency of the three registers. Similarly, the RTC\_DR register can be updated after reading the RTC\_TR register instead of being locked.

#### Workaround

1. Use BYPSHAD = 1 mode (bypass shadow registers), or
2. If BYPSHAD = 0, read the RTC\_SSR register again after reading the RTC\_SSR, RTC\_TR, RTC\_DR registers to confirm that RTC\_SSR is still the same, otherwise read the values again.

## 2.11 I2C

### 2.11.1 Wrong data sampling when data setup time ( $t_{\text{SU;DAT}}$ ) is shorter than one I2C kernel clock period

#### Description

The I<sup>2</sup>C-bus specification and user manual specify a minimum data setup time ( $t_{\text{SU;DAT}}$ ) as:

- 250 ns in Standard mode
- 100 ns in Fast mode
- 50 ns in Fast mode Plus

The MCU does not correctly sample the I<sup>2</sup>C-bus SDA line when  $t_{\text{SU;DAT}}$  is smaller than one I2C kernel clock (I<sup>2</sup>C-bus peripheral clock) period: the previous SDA value is sampled instead of the current one. This can result in a wrong receipt of slave address, data byte, or acknowledge bit.

#### Workaround

Increase the I2C kernel clock frequency to get I2C kernel clock period within the transmitter minimum data setup time. Alternatively, increase transmitter's minimum data setup time. If the transmitter setup time minimum value corresponds to the minimum value provided in the I2C-bus standard, the minimum I2CCLK frequencies are as follows:

- In Standard mode, if the transmitter minimum setup time is 250 ns, the I2CCLK frequency must be at least 4 MHz.
- In Fast mode, if the transmitter minimum setup time is 100 ns, the I2CCLK frequency must be at least 10 MHz.
- In Fast-mode Plus, if the transmitter minimum setup time is 50 ns, the I2CCLK frequency must be at least 20 MHz.

### 2.11.2 Spurious bus error detection in master mode

#### Description

In master mode, a bus error can be detected spuriously, with the consequence of setting the BERR flag of the I2C\_SR register and generating bus error interrupt if such interrupt is enabled. Detection of bus error has no effect on the I<sup>2</sup>C-bus transfer in master mode and any such transfer continues normally.

#### Workaround

If a bus error interrupt is generated in master mode, the BERR flag must be cleared by software. No other action is required and the ongoing transfer can be handled normally.

### 2.11.3 10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave

#### Description

An I<sup>2</sup>C-bus master generates STOP condition upon non-acknowledge of I<sup>2</sup>C address that it sends. This applies to 7-bit address as well as to each byte of 10-bit address.



When the MCU set as I<sup>2</sup>C-bus master transmits a 10-bit address of which the first byte (5-bit header + 2 MSBs of the address + direction bit) is not acknowledged, the MCU duly generates STOP condition but it then cannot start any new I<sup>2</sup>C-bus transfer. In this spurious state, the NACKF flag of the I2C\_ISR register and the START bit of the I2C\_CR2 register are both set, while the START bit should normally be cleared.

### Workaround

In 10-bit-address master mode, if both NACKF flag and START bit get simultaneously set, proceed as follows:

1. Wait for the STOP condition detection (STOPF = 1 in I2C\_ISR register).
2. Disable the I2C peripheral.
3. Wait for a minimum of three APB cycles.
4. Enable the I2C peripheral again.

## 2.11.4 Last-received byte loss in reload mode

### Description

If in master receiver mode or slave receive mode with SBC = 1 the following conditions are all met:

- I2C-bus stretching is enabled (NOSTRETCH = 0)
- RELOAD bit of the I2C\_CR2 register is set
- NBYTES bitfield of the I2C\_CR2 register is set to N greater than 1 • byte N is received on the I2C-bus, raising the TCR flag
- N - 1 byte is not yet read out from the data register at the instant TCR is raised,

then the SCL line is pulled low (I2C-bus clock stretching) and the transfer of the byte N from the shift register to the data register inhibited until the byte N-1 is read and NBYTES bitfield reloaded with a new value, the latter of which also clears the TCR flag. As a consequence, the software cannot get the byte N and use its content before setting the new value into the NBYTES field.

For I2C instances with independent clock, the last-received data is definitively lost (never transferred from the shift register to the data register) if the data N - 1 is read within four APB clock cycles preceding the receipt of the last data bit of byte N and thus the TCR flag raising. Refer to the product reference manual or datasheet for the I2C implementation table.

### Workaround

- In slave mode with SBC = 1, use the reload mode with NBYTES = 1.
- In master receiver mode, if the number of bytes to transfer is greater than 255 bytes, do not use the reload mode. Instead, split the transfer into sections not exceeding 255 bytes and separate them with repeated START conditions.
- Make sure, for example through the use of DMA, that the byte N - 1 is always read before the TCR flag is raised. Specifically for I2C instances with independent clock, make sure that it is always read earlier than four APB clock cycles before the receipt of the last data bit of byte N and thus the TCR flag raising.

The last workaround in the list must be evaluated carefully for each application as the timing depends on factors such as the bus speed, interrupt management, software processing latencies, and DMA channel priority.

## 2.12 USART

### 2.12.1 nRTS is active while RE or UE = 0

#### Description

The nRTS line is driven low as soon as the RTSE bit is set, even if the USART is disabled (UE = 0) or the receiver is disabled (RE = 0), that is, not ready to receive data.

#### Workaround

Upon setting the UE and RE bits, configure the I/O used for nRTS into alternate function.

## 2.13 SPI/I2S

### 2.13.1 Slave desynchronization in PCM short pulse mode

#### Description

When the I2S is configured in the Slave PCM short frame synchronization mode and the asynchronous start is disabled (Bit ASTRTEN of the SPIx\_I2SCFGR register set to 0), the data received or transmitted by the slave might be corrupted. Note that having the ASTRTEN bit set to 0 in the case of the PCM short frame synchronization mode is useless as the width of the frame synchronization pulse is one period of the bit clock.

#### Workaround

If the I2S is configured in the Slave PCM short frame synchronization mode, the bit ASTRTEN must be set to 1. For all other I2S modes the bit ASTRTEN must be set 0.

### 2.13.2 BSY bit may stay high at the end of a data transfer in Slave mode

#### Description

The BSY flag may sporadically remain high at the end of a data transfer in slave mode. This occurs upon coincidence of internal CPU clock and external SCK clock provided by master.

In such an event, if the software only relies on BSY flag to detect the end of SPI slave data transaction (for example to enter low-power mode or to change data line direction in half-duplex bidirectional mode), the detection fails.

As a conclusion, the BSY flag is unreliable for detecting the end of data transactions.

#### Workaround

Depending on SPI operating mode, use the following means for detecting the end of

transaction:

- When NSS hardware management is applied and NSS signal is provided by master, use NSS flag.
- In SPI receiving mode, use the corresponding RXNE event flag.
- In SPI transmit-only mode, use the BSY flag in conjunction with a timeout expiry event. Set the timeout such as to exceed the expected duration of the last data frame and start it upon TXE event that occurs with the second bit of the last data frame. The end of the transaction corresponds to either the BSY flag becoming low or the timeout expiry, whichever happens first.

Prefer one of the first two measures to the third as they are simpler and less constraining. Alternatively, apply the following sequence to ensure reliable operation of the BSY flag in SPI transmit mode:

1. Write last data to data register
2. Poll the TXE flag until it becomes high, which occurs with the second bit of the data frame transfer
3. Disable SPI by clearing the SPE bit mandatorily before the end of the frame transfer
4. Poll the BSY bit until it becomes low, which signals the end of transfer

*Note: The alternative method can only be used with relatively fast CPU speeds versus relatively slow SPI clocks or/and long last data frames. The faster is the software execution, the shorter can be the duration of the last data frame.*

## 2.14 SDMMC

### 2.14.1 Wrong CCRCFAIL status after a response without CRC is received

#### Description

The CRC is calculated even if the response to a command does not contain any CRC field. As a consequence, after the SDIO command IO\_SEND\_OP\_COND (CMD5) is sent, the CCRCFAIL bit of the SDIO\_STA register is set.

#### Workaround

The CCRCFAIL bit in the SDIO\_STA register shall be ignored by the software. CCRCFAIL must be cleared by setting the CCRCFAILC bit in the SDIO\_ICR register after reception of the response to the CMD5 command.

### 2.14.2 MMC stream write of less than 8 bytes does not work correctly

#### Description

When the SDMMC host starts a stream write (WRITE\_DAT\_UNTIL\_STOP CMD20), the number of bytes to transfer is not known by the card.

The card writes data from the host until a STOP\_TRANSMISSION (CMD12) command is received.

Use the WAITRESP value equal to "00" to indicate to SDMMC CPSM that no response is expected.

The WAITPEND bit 9 of the SDMMC\_CMD register is set to synchronize the sending of the STOP\_TRANSMISSION (CMD12) command with the data flow.

When WAITPEND is set, the transmission of this command stays pending until 50 data bits (including the Stop bit) remain to transmit.

For a stream write of less than 8 bytes, the STOP\_TRANSMISSION (CMD12) command should be started before the data transfer starts. Instead of this, the data write and the command sending are started simultaneously.

It implies that when less than 8 bytes have to be transmitted, (8 - DATALENGTH) bytes are programmed to 0xFF in the card after the last byte programmed (where DATALENGTH is the number of data bytes to be transferred).

### **Workaround**

Do not use stream write WRITE\_DAT\_UNTIL\_STOP (CMD20) with a DATALENGTH less than 8 bytes. Use set block length (SET\_BLOCKLEN: CMD16) followed by the single block write command (WRITE\_BLOCK\_CMD24) instead of the stream write (CMD20) with the desired block length.

## **2.15 BxCAN**

### **2.15.1 BxCAN time triggered mode not supported**

#### **Description**

The time triggered communication mode described in the reference manual is not supported. As a result the time stamp values are not available. The TTCM bit must be kept cleared in the CAN\_MCR register (time triggered communication mode disabled).

#### **Workaround**

None.

## **2.16 Ethernet**

### **2.16.1 Incorrect layer 3 (L3) checksum is inserted in transmitted IPv6 packets without TCP, UDP or ICMP payloads**

#### **Description**

The application provides the per-frame control to instruct the MAC to insert the L3 checksums for TCP, UDP and ICMP packets. When an automatic checksum insertion is enabled and the input packet is an IPv6 packet without the TCP, UDP or ICMP payload, then the MAC may incorrectly insert a checksum into the packet. For IPv6 packets without a TCP, UDP or ICMP payload, the MAC core considers the next header (NH) field as the extension header and continues to parse the extension header. Sometimes, the payload data in such packets matches the NH field for TCP, UDP or ICMP and, as a result, the MAC core inserts a checksum.

**Workaround**

When the IPv6 packets have a TCP, UDP or ICMP payload, enable checksum insertion for transmit frames, or bypass checksum insertion by using the CIC (checksum insertion control) bits in TDES0 (bits 23:22).

**2.16.2 The Ethernet MAC processes invalid extension headers in the received IPv6 frames****Description**

In the IPv6 frames, there can be zero or some extension headers preceding the actual IP payload. The Ethernet MAC processes the following extension headers defined in the IPv6 protocol: Hop-by-Hop options header, routing header and destination options header. All the extension headers, except the Hop-by-Hop extension header, can be present multiple times and in any order before the actual IP payload. The Hop-by-Hop extension header, if present, has to come immediately after the IPv6's main header.

The Ethernet MAC processes all (valid or invalid) extension headers including the Hop-by-Hop extension headers that are present after the first extension header. For this reason, the GMAC core accepts IPv6 frames with invalid Hop-by-Hop extension headers. As a consequence, it accepts any IP payload as valid IPv6 frames with TCP, UDP or ICMP payload, and then incorrectly update the receive status of the corresponding frame.

**Workaround**

None.

**2.16.3 MAC stuck in the Idle state on receiving the TxFIFO flush command exactly 1 clock cycle after a transmission completes****Description**

When the software issues a TxFIFO flush command, the transfer of frame data stops (even in the middle of a frame transfer). The TxFIFO read controller goes into the idle state (TFRS=00 in ETH\_MACDBGR) and then resumes its normal operation.

However, if the TxFIFO read controller receives the TxFIFO flush command exactly one clock cycle after receiving the status from the MAC, the controller remains stuck in the Idle state and stops transmitting frames from the TxFIFO. The system can recover from this state only with a reset (e.g. a soft reset).

**Workaround**

Do not use the TxFIFO flush feature.

If TxFIFO flush is really needed, wait until the TxFIFO is empty prior to using the TxFIFO flush command.

## 2.16.4 Transmit frame data corruption

The frame data is corrupted when the TxFIFO is repeatedly transitioning from non empty to empty and then back to non empty.

### Description

The frame data may get corrupted when the TxFIFO is repeatedly transitioning from non empty to empty for a very short period, and then from empty to non empty, without causing an underflow.

This transitioning from non empty to empty and back to non empty happens when the rate at which the data is being written to the TxFIFO is almost equal to or a little less than the rate at which the data is being read.

This corruption cannot be detected by the receiver when the CRC is inserted by the MAC, as the corrupted data is used for the CRC computation.

### Workaround

Use the Store-and-Forward mode: TSF=1 (bit 21 in ETH\_DMAOMR). In this mode, the data is transmitted only when the whole packet is available in the TxFIFO.

## 2.16.5 Successive write operations to the same register might not be fully taken into account

### Description

A write to a register might not be fully taken into account if a previous write to the same register is performed within a time period of four TX\_CLK/RX\_CLK clock cycles. When this error occurs, reading the register returns the most recently written value, but the Ethernet MAC continues to operate as if the latest write operation never occurred.

See [Table 6: Impacted registers and bits](#) for the registers and bits impacted by this limitation.

**Table 6. Impacted registers and bits**

Register name	Bit number	Bit name
DMA registers		
ETH_DMABMR	7	EDFE
ETH_DMAOMR	26	DTCEFD
	25	RSF
	20	FTF
	7	FEF
	6	FUGF
	4:3	RTC
GMAC registers		

**Table 6. Impacted registers and bits (continued)**

Register name	Bit number	Bit name
ETH_MACCR	25	CSTF
	23	WD
	22	JD
	19:17	IFG
	16	CSD
	14	FES
	13	ROD
	12	LM
	11	DM
	10	IPCO
	9	RD
	7	APCS
	6:5	BL
	4	DC
	3	TE
2	RE	
ETH_MACFFR	-	MAC frame filter register
ETH_MACHTHR	31:0	Hash Table High Register
ETH_MACHTLR	31:0	Hash Table Low Register
ETH_MACFCR	31:16	PT
	7	ZQPD
	5:4	PLT
	3	UPFD
	2	RFCE
	1	TFCE
	0	FCB/BPA
ETH_MACVLANTR	16	VLANTC
	15:0	VLANTI
ETH_MACRWUFR	-	all remote wakeup registers
ETH_MACPMTCSR	31	WFFRPR
	9	GU
	2	WFE
	1	MPE
	0	PD
ETH_MACA0HR	-	MAC address 0 high register

Table 6. Impacted registers and bits (continued)

Register name	Bit number	Bit name
ETH_MACA0LR	-	MAC address 0 low register
ETH_MACA1HR	-	MAC address 1 high register
ETH_MACA1LR	-	MAC address 1 low register
ETH_MACA2HR	-	MAC address 2 high register
ETH_MACA2LR	-	MAC address 2 low register
ETH_MACA3HR	-	MAC address 3 high register
ETH_MACA3LR	-	MAC address 3 low register
IEEE 1588 time stamp registers		
ETH_PTPTSCR	18	TSPFFMAE
	17:16	TSCNT
	15	TSSMRME
	14	TSSEME
	13	TSSIPV4FE
	12	TSSIPV6FE
	11	TSSPTPOEFE
	10	TSPTPPSV2E
	9	TSSSR
	8	TSSARFE
	5	TSARU
	3	TSSTU
	2	TSSTI
	1	TSFCU
0	TSE	

### Workarounds

Two workarounds could be applicable:

- Ensure a delay of four TX\_CLK/RX\_CLK clock cycles between the successive write operations to the same register.
- Make several successive write operations without delay, then read the register when all the operations are complete, and finally reprogram it after a delay of four TX\_CLK/RX\_CLK clock cycles.



## 2.16.6 Ethernet erroneous data received in RMI configuration

### Description

- In the reduced media-independent interface (RMI) configuration, an erroneous data might be received on the RXD0 signal (PC4). The bit received might flip from 0 to 1 and lead to a received frame with a CRC error. The ETH\_MMCRFCECR register increments each time a frame is received. This is related to internal timing constraints on the reference clock generated after the sync divider.
- Using the RMI reference clock of 50 MHz, the error is seen for both cases:
  - 100-Mbit/s operating rate (sync divider = div2)
  - 10-Mbit/s operating rate (sync divider = div20)
- The issue is not present in the MII mode with a direct reference clock from the pad (no division).

### Workaround

Using the MAC management counters, the software can identify if the RMI is correctly initialized or not.

- If too many errors are detected during the initialization (received frames with CRC error counter), reset the RMI interface and restart the monitoring.
- If a good frame is received after initialization (received good unicast frame counter register), the RMI is correctly initialized and stop the monitoring.

### 3 Revision history

**Table 7. Document revision history**

Date	Revision	Changes
18-Feb-2016	1	Initial release.
21-Apr-2016	2	Added QUADSPI peripheral limitation: <i>Section 2.4.1: First nibble of data is not written after a dummy phase.</i> Added system limitation: <i>Section 2.2.3: LSE high driving and low driving capability is not usable for TFBGA216 package under certain conditions.</i>
29-Sep-2016	3	Added system limitation: <i>Section 2.2.4: DTCM-RAM not accessible in read when the MCU is in Sleep mode (WFI/WFE).</i> Added ethernet limitation: <i>Section 2.16.6: Ethernet erroneous data received in RMII configuration.</i> Added JPEG limitations: – <i>Section 2.8.1: False EOI marker is inserted after clearing the HDR bit.</i> – <i>Section 2.8.2: No DMA transfer complete generated at the end of the encoding process after clearing the HDR bit.</i> Added I2C limitation: <i>Section 2.11.3: 10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave.</i> Removed USART limitations: – Start bit detected too soon when sampling for NACK signal from the smartcard. – Break request can prevent the Transmission Complete flag (TC) from being set. Updated <i>Table 1: Device summary</i> adding STM32F765xx devices.
21-Oct-2016	4	Added revision Z: – Updated <i>Table 1: Device summary.</i> – Updated <i>Table 3: Summary of device limitations</i> with two system limitations and one ethernet limitation marked as 'fixed'.

**Table 7. Document revision history (continued)**

Date	Revision	Changes
18-Jul-2018	5	<p>FMC limitation:</p> <ul style="list-style-type: none"> <li>– Added <a href="#">Section 2.3.4: Data read might be corrupted when the write FIFO is disabled.</a></li> </ul> <p>QUADSPI limitation:</p> <ul style="list-style-type: none"> <li>– Updated <a href="#">Section 2.4.1: First nibble of data is not written after a dummy phase.</a></li> <li>– Added <a href="#">Section 2.4.2: Wrong data can be read in memory-mapped after an indirect mode operation.</a></li> <li>– Added <a href="#">Section 2.4.3: Memory-mapped read operations may fail when timeout counter is enabled..</a></li> </ul> <p>JPEG limitation:</p> <ul style="list-style-type: none"> <li>Added <a href="#">Section 2.8.3: JPEG FIFO might be corrupted.</a></li> </ul> <p>I2S/SPI limitations:</p> <ul style="list-style-type: none"> <li>– Moved <a href="#">Section 2.13.2: BSY bit may stay high at the end of a data transfer in Slave mode</a> from I2C limitation to I2S/SPI limitation.</li> <li>– Updated <a href="#">Section 2.13.1: Slave desynchronization in PCM short pulse mode.</a></li> </ul> <p>RTC limitations:</p> <ul style="list-style-type: none"> <li>– Added <a href="#">Section 2.10.1: RTC calendar registers are not locked properly.</a></li> </ul> <p>I2C limitations:</p> <ul style="list-style-type: none"> <li>– Added <a href="#">Section 2.11.4: Last-received byte loss in reload mode.</a></li> <li>– Updated <a href="#">Section 2.11.1: Wrong data sampling when data setup time (tSU;DAT) is shorter than one I2C kernel clock period.</a></li> </ul> <p>ETHERNET limitation:</p> <ul style="list-style-type: none"> <li>– Updated <a href="#">Section 2.16.6: Ethernet erroneous data received in RMII configuration.</a></li> </ul>

**IMPORTANT NOTICE – PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved