Applicability

This document applies to the part numbers of STM32L462CE/RE/VE devices and the device variants as stated in this page. It gives a summary and a description of the device errata, with respect to the device datasheet and reference manual RM0394. Deviation of the real device behavior from the intended device behavior is considered to be a device limitation. Deviation of the description in the reference manual or the datasheet from the intended device behavior is considered to be a documentation erratum. The term “errata” applies both to limitations and documentation errata.

<table>
<thead>
<tr>
<th>Table 1. Device variants</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reference</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td>STM32L462CE/RE/VE</td>
</tr>
</tbody>
</table>

1. Refer to the device data sheet for how to identify this code on different types of package.
2. REV_ID[15:0] bitfield of DBGMCU_IDCODE register.
1

Summary of device errata

The following table gives a quick reference to the STM32L462CE/RE/VE device limitations and their status:

A = workaround available
N = no workaround available
P = partial workaround available

Applicability of a workaround may depend on specific conditions of target application. Adoption of a workaround may cause restrictions to target application. Workaround for a limitation is deemed partial if it only reduces the rate of occurrence and/or consequences of the limitation, or if it is fully effective for only a subset of instances on the device or in only a subset of operating modes, of the function concerned.

Table 2. Summary of device limitations

<table>
<thead>
<tr>
<th>Function</th>
<th>Section</th>
<th>Limitation</th>
<th>Status</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core</td>
<td>2.1.1</td>
<td>Interrupted loads to SP can cause erroneous behavior</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.1.2</td>
<td>VDIV or VSQRT instructions might not complete correctly when very short ISRs are used</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.1.3</td>
<td>Store immediate overlapping exception return operation might vector to incorrect interrupt</td>
<td>A</td>
</tr>
<tr>
<td>System</td>
<td>2.2.1</td>
<td>Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.2.2</td>
<td>Spurious brown-out reset after short run sequence</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.2.3</td>
<td>Full JTAG configuration without NJTRST pin cannot be used</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.2.4</td>
<td>Current injection from VDD to VDDA through analog switch voltage booster</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.2.5</td>
<td>Unstable LSI when it clocks RTC or CSS on LSE</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.2.6</td>
<td>Possible incorrect code execution when transiting from SRAM2 to Flash memory</td>
<td>P</td>
</tr>
<tr>
<td></td>
<td>2.2.7</td>
<td>Option validity error set after reset</td>
<td>A</td>
</tr>
<tr>
<td>FW</td>
<td>2.3.1</td>
<td>Code segment unprotected if non-volatile data segment length is zero</td>
<td>A</td>
</tr>
<tr>
<td>QUADSPI</td>
<td>2.4.1</td>
<td>First nibble of data not written after dummy phase</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.4.2</td>
<td>Wrong data from memory-mapped read after an indirect mode operation</td>
<td>A</td>
</tr>
<tr>
<td>ADC</td>
<td>2.5.1</td>
<td>Writing ADCx_JSQR when JADCSTART and JQDIS are set might lead to incorrect behavior</td>
<td>N</td>
</tr>
<tr>
<td></td>
<td>2.5.2</td>
<td>Wrong ADC result if conversion done late after calibration or previous conversion</td>
<td>N</td>
</tr>
<tr>
<td></td>
<td>2.5.3</td>
<td>Spurious temperature measurement due to spike noise</td>
<td>A</td>
</tr>
<tr>
<td>COMP</td>
<td>2.6.1</td>
<td>Comparator outputs cannot be configured in open-drain</td>
<td>N</td>
</tr>
<tr>
<td>TIM</td>
<td>2.9.1</td>
<td>HSE/32 is not available for TIM16 input capture if RTC clock is disabled or other than HSE</td>
<td>A</td>
</tr>
<tr>
<td>LPTIM</td>
<td>2.10.1</td>
<td>MCU may remain stuck in LPTIM interrupt when entering Stop mode</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.10.2</td>
<td>MCU may remain stuck in LPTIM interrupt when clearing event flag</td>
<td>P</td>
</tr>
<tr>
<td></td>
<td>2.10.3</td>
<td>LPTIM1 outputs cannot be configured as open-drain</td>
<td>N</td>
</tr>
<tr>
<td>Function</td>
<td>Section</td>
<td>Limitation</td>
<td>Status</td>
</tr>
<tr>
<td>----------------</td>
<td>---------</td>
<td>-----------------------------------------------------------------------------</td>
<td>--------</td>
</tr>
<tr>
<td>RTC and TAMP</td>
<td>2.11.1</td>
<td>RTC calendar registers are not locked properly</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.11.2</td>
<td>RTC interrupt can be masked by another RTC interrupt</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.11.3</td>
<td>Calendar initialization may fail in case of consecutive INIT mode entry</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.11.4</td>
<td>RTC_REFIN and RTC_OUT on PB2 not operating in Stop 2 mode</td>
<td>P</td>
</tr>
<tr>
<td>I2C</td>
<td>2.12.1</td>
<td>10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.12.2</td>
<td>Wrong data sampling when data setup time (ISU;DAT) is shorter than one I2C kernel clock period</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.12.3</td>
<td>Spurious bus error detection in master mode</td>
<td>P</td>
</tr>
<tr>
<td></td>
<td>2.12.4</td>
<td>Last-received byte loss in reload mode</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.12.5</td>
<td>Spurious master transfer upon own slave address match</td>
<td>P</td>
</tr>
<tr>
<td>USART</td>
<td>2.13.1</td>
<td>RTS is active while RE = 0 or UE = 0</td>
<td>A</td>
</tr>
<tr>
<td>LPUART</td>
<td>2.14.1</td>
<td>LPUART1 outputs cannot be configured as open-drain</td>
<td>N</td>
</tr>
<tr>
<td>SPI</td>
<td>2.15.1</td>
<td>BSY bit may stay high at the end of data transfer in slave mode</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.15.2</td>
<td>Wrong CRC in full-duplex mode handled by DMA with imbalanced setting of data counters</td>
<td>A</td>
</tr>
<tr>
<td>SDMMC</td>
<td>2.16.1</td>
<td>Wrong CCRCFAIL status after a response without CRC is received</td>
<td>A</td>
</tr>
<tr>
<td></td>
<td>2.16.2</td>
<td>MMC stream write of less than seven bytes does not work correctly</td>
<td>A</td>
</tr>
<tr>
<td>bxCAN</td>
<td>2.17.1</td>
<td>bxCAN time-triggered communication mode not supported</td>
<td>A</td>
</tr>
</tbody>
</table>

The following table gives a quick reference to the documentation errata.

**Table 3. Summary of device documentation errata**

<table>
<thead>
<tr>
<th>Function</th>
<th>Section</th>
<th>Documentation erratum</th>
</tr>
</thead>
<tbody>
<tr>
<td>TSC</td>
<td>2.7.1</td>
<td>Inhibited acquisition in short transfer phase configuration</td>
</tr>
<tr>
<td>AES</td>
<td>2.8.1</td>
<td>Burst read or write accesses not supported</td>
</tr>
<tr>
<td></td>
<td>2.8.2</td>
<td>TAG computation in GCM encryption mode</td>
</tr>
<tr>
<td></td>
<td>2.8.3</td>
<td>CCM authentication mode not compliant with NIST CMAC</td>
</tr>
<tr>
<td></td>
<td>2.8.4</td>
<td>Datatype initial configuration in GCM mode</td>
</tr>
<tr>
<td></td>
<td>2.8.5</td>
<td>Wait until BUSY is low when suspending GCM encryption</td>
</tr>
<tr>
<td>RTC and TAMP</td>
<td>2.11.5</td>
<td>Setting GPIO properties of PC13 used as RTC_ALARM open-drain output</td>
</tr>
<tr>
<td>I2C</td>
<td>2.12.2</td>
<td>Wrong behavior in Stop mode when wakeup from Stop mode is disabled in I2C</td>
</tr>
<tr>
<td>SPI</td>
<td>2.15.3</td>
<td>CRC error in SPI slave mode if internal NSS changes before CRC transfer</td>
</tr>
</tbody>
</table>
2 Description of device errata

The following sections describe limitations of the applicable devices with Arm® core and provide workarounds if available. They are grouped by device functions.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2.1 Core

Errata notice for the Arm® Cortex®-M4F core revision r0p1 is available from http://infocenter.arm.com.

2.1.1 Interrupted loads to SP can cause erroneous behavior

This limitation is registered under Arm ID number 752770 and classified into “Category B”. Its impact to the device is minor.

Description

If an interrupt occurs during the data-phase of a single word load to the stack-pointer (SP/R13), erroneous behavior can occur. In all cases, returning from the interrupt will result in the load instruction being executed an additional time. For all instructions performing an update to the base register, the base register will be erroneously updated on each execution, resulting in the stack-pointer being loaded from an incorrect memory location.

The affected instructions that can result in the load transaction being repeated are:

- LDR SP, [Rn],#imm
- LDR SP, [Rn,#imm]!
- LDR SP, [Rn,#imm]
- LDR SP, [Rn]
- LDR SP, [Rn,Rm]

The affected instructions that can result in the stack-pointer being loaded from an incorrect memory address are:

- LDR SP,[Rn],#imm
- LDR SP,[Rn,#imm]!

As compilers do not generate these particular instructions, the limitation is only likely to occur with hand-written assembly code.

Workaround

Both issues may be worked around by replacing the direct load to the stack-pointer, with an intermediate load to a general-purpose register followed by a move to the stack-pointer.

2.1.2 VDIV or VSQRT instructions might not complete correctly when very short ISRs are used

This limitation is registered under Arm ID number 776924 and classified into “Category B”. Its impact to the device is limited.

Description

The VDIV and VSQRT instructions take 14 cycles to execute. When an interrupt is taken a VDIV or VSQRT instruction is not terminated, and completes its execution while the interrupt stacking occurs. If lazy context save of floating point state is enabled then the automatic stacking of the floating point context does not occur until a floating point instruction is executed inside the interrupt service routine.

Lazy context save is enabled by default. When it is enabled, the minimum time for the first instruction in the interrupt service routine to start executing is 12 cycles. In certain timing conditions, and if there is only one or two instructions inside the interrupt service routine, then the VDIV or VSQRT instruction might not write its result to the register bank or to the FPSCR.
The failure occurs when the following condition is met:
1. The floating point unit is enabled
2. Lazy context saving is not disabled
3. A VDIV or VSQRT is executed
4. The destination register for the VDIV or VSQRT is one of s0 - s15
5. An interrupt occurs and is taken
6. The interrupt service routine being executed does not contain a floating point instruction
7. Within 14 cycles after the VDIV or VSQRT is executed, an interrupt return is executed

A minimum of 12 of these 14 cycles are utilized for the context state stacking, which leaves 2 cycles for instructions inside the interrupt service routine, or 2 wait states applied to the entire stacking sequence (which means that it is not a constant wait state for every access).

In general, this means that if the memory system inserts wait states for stack transactions (that is, external memory is used for stack data), then this erratum cannot be observed.

The effect of this erratum is that the VDIV or VQSRT instruction does not complete correctly and the register bank and FPSCR are not updated, which means that these registers hold incorrect, out of date, data.

**Workaround**

A workaround is only required if the floating point unit is enabled. A workaround is not required if the stack is in external memory.

There are two possible workarounds:

- Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).
- Disable lazy context save of floating point state by clearing LSPEN to 0 (bit 30 of the FPCCR at address 0xE000EF34).

### 2.1.3 Store immediate overlapping exception return operation might vector to incorrect interrupt

This limitation is registered under Arm ID number 838869 and classified into "Category B (rare)". Its impact to the device is minor.

**Description**

The core includes a write buffer that permits execution to continue while a store is waiting on the bus. Under specific timing conditions, during an exception return while this buffer is still in use by a store instruction, a late change in selection of the next interrupt to be taken might result in there being a mismatch between the interrupt acknowledged by the interrupt controller and the vector fetched by the processor.

The failure occurs when the following condition is met:
1. The handler for interrupt A is being executed.
2. Interrupt B, of the same or lower priority than interrupt A, is pending.
3. A store with immediate offset instruction is executed to a bufferable location.
   - STR/STRH/STRB <Rt>, [<Rn>,#imm]
   - STR/STRH/STRB <Rt>, [<Rn>,#imm]!
   - STR/STRH/STRB <Rt>, [<Rn>],#imm
4. Any number of additional data-processing instructions can be executed.
5. A BX instruction is executed that causes an exception return.
6. The store data has wait states applied to it such that the data is accepted at least two cycles after the BX is executed.
   - Minimally, this is two cycles if the store and the BX instruction have no additional instructions between them.
   - The number of wait states required to observe this erratum needs to be increased by the number of cycles between the store and the interrupt service routine exit instruction.
7. Before the bus accepts the buffered store data, another interrupt C is asserted which has the same or lower priority as A, but a greater priority than B.

Example:
The processor should execute interrupt handler C, and on completion of handler C should execute the handler for B. If the conditions above are met, then this erratum results in the processor erroneously clearing the pending state of interrupt C, and then executing the handler for B twice. The first time the handler for B is executed it will be at interrupt C’s priority level. If interrupt C is pended by a level-based interrupt which is cleared by C’s handler then interrupt C will be pended again once the handler for B has completed and the handler for C will be executed.

As the STM32 interrupt C is level based, it eventually becomes pending again and is subsequently handled.

**Workaround**

For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register.

In all other cases, the erratum can be avoided by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example:

**ARMCC:**

```c
...  
__schedule_barrier();  
__asm{DSB};  
__schedule_barrier();  
}
```

**GCC:**

```c
...  
__asm volatile ("dsb 0xf":"memory");  
}
```

### 2.2 System

#### 2.2.1 Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled

**Description**

When entering Stop mode with the temperature sensor channel and the associated ADC(s) enabled, the internal voltage reference may be corrupted.

The occurrence of the corruption depends on the supply voltage and the temperature.

The corruption of the internal voltage reference may cause:

- an overvoltage in \( \text{V}_{\text{CORE}} \) domain
- an overshoot / undershoot of internal clock (LSI, HSI, MSI) frequencies
- a spurious brown-out reset

The limitation applies to Stop 1 and Stop 2 modes.

**Workaround**

Before entering Stop mode:

- Disable the ADC(s) using the temperature sensor signal as input, and/or
- Disable the temperature sensor channel, by clearing the CH17SEL bit of the ADCx_CCR register.

Disabling both allows consuming less power during Stop mode.

#### 2.2.2 Spurious brown-out reset after short run sequence

**Description**

When the MCU wakes up from Stop mode and enters the Stop mode again within a short period of time, a spurious brown-out reset may be generated.
This limitation depends on the supply voltage (see the following table).

<table>
<thead>
<tr>
<th>$V_{DD}$ supply voltage (V)</th>
<th>Minimum run time ($\mu$s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.71</td>
<td>15</td>
</tr>
<tr>
<td>1.8</td>
<td>13</td>
</tr>
<tr>
<td>2.0</td>
<td>11</td>
</tr>
<tr>
<td>2.2</td>
<td>9</td>
</tr>
<tr>
<td>2.4</td>
<td>8</td>
</tr>
<tr>
<td>2.6</td>
<td>6</td>
</tr>
<tr>
<td>2.8</td>
<td>5</td>
</tr>
<tr>
<td>3.0</td>
<td>3</td>
</tr>
<tr>
<td>3.2 and above</td>
<td>2</td>
</tr>
</tbody>
</table>

The minimum run time defined in the previous table corresponds to the firmware execution time on the core. There is no need to add a delay for the wakeup time. Note also that the MCO output length is longer than the firmware execution time.

This limitation applies to Stop 1 and Stop 2 modes.

**Workaround**

Ensure that the run time between exiting Stop mode and entering Stop mode again is long enough not to generate a brown-out reset. This can be done by adding a software loop or using a timer to add a delay; the system clock frequency can be reduced during this waiting loop in order to minimize power consumption.

2.2.3 **Full JTAG configuration without NJTRST pin cannot be used**

**Description**

When using the JTAG debug port in Debug mode, the connection with the debugger is lost if the NJTRST pin (PB4) is used as a GPIO. Only the 4-wire JTAG port configuration is impacted.

**Workaround**

Use the SWD debug port instead of the full 4-wire JTAG port.

2.2.4 **Current injection from $V_{DD}$ to $V_{DDA}$ through analog switch voltage booster**

**Description**

With $V_{DDA}$ below 2.4 V and $V_{DD}$ above 3 V, a small current injected from VDD line to VDDA line may cause $V_{DDA}$ to exceed its nominal value.

This current injection only occurs when the I/O analog switch voltage booster is disabled (the BOOSTEN bit of the SYSCFG_CFGR1 register is cleared) and at least one of the analog peripherals (ADC, COMP, DAC, or OPAMP) is enabled.

**Workaround**

Enable the I/O analog switch voltage booster, by setting the BOOSTEN bit of the SYSCFG_CFGR1 register, when $V_{DDA}$ is below 2.4 V and $V_{DD}$ is above 3 V.
### 2.2.5 Unstable LSI when it clocks RTC or CSS on LSE

**Description**

The LSI clock can become unstable (duty cycle different from 50%) and its maximum frequency can become significantly higher than 32 kHz, when:

- LSI clocks the RTC, or it clocks the clock security system (CSS) on LSE (which holds when the LSECSSON bit set), and
- the \( V_{DD} \) power domain is reset while the backup domain is not reset, which happens:
  - upon exiting Shutdown mode
  - if \( V_{BAT} \) is separate from \( V_{DD} \) and \( V_{DD} \) goes off then on
  - if \( V_{BAT} \) is tied to \( V_{DD} \) (internally in the package for products not featuring the VBAT pin, or externally) and a short (< 1 ms) \( V_{DD} \) drop under \( V_{DD}(min) \) occurs

**Workaround**

Apply one of the following measures:

- Clock the RTC with LSE or HSE/32, without using the CSS on LSE
- If LSI clocks the RTC or when the LSECSSON bit is set, reset the backup domain upon each \( V_{DD} \) power up (when the BORRSTF flag is set). If \( V_{BAT} \) is separate from \( V_{DD} \), also restore the RTC configuration, backup registers and anti-tampering configuration.

### 2.2.6 Possible incorrect code execution when transiting from SRAM2 to Flash memory

**Description**

When transiting from the SRAM2 to the Flash memory, a failure of loading null operands to prefetch buffer may happen, provided that the SRAM2 is accessed through its native address range from 0x1000 0000 to 0x1000 8000. Depending on the instructions placed at the entry point to the Flash memory and on memory alignment, the possible consequence is an incorrect execution or a hard fault.

The instruction in SRAM2 that precedes the potential failure described is:

\[ BX \quad Rm \quad ; \text{Jump or return from function call} \]

Other types of code execution transiting from SRAM2 to Flash memory, such as other branching instructions or interrupt servicing, do not cause the issue.

Note that inserting wait states or enabling/disabling prefetch in the Flash memory does not prevent this failure from occurring.

**Workaround**

Insert two NOP instructions in the Flash memory code at any entry point for code transiting from SRAM2 to the Flash memory.

**Example 1:**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BL func</td>
<td>; Call of func located in SRAM2</td>
</tr>
<tr>
<td>NOP</td>
<td>; Entry point - return from call of func function</td>
</tr>
<tr>
<td>NOP</td>
<td></td>
</tr>
</tbody>
</table>

**Example 2:**

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Any instruction</td>
<td>; Entry point - target of a jump from SRAM2</td>
</tr>
<tr>
<td>NOP</td>
<td></td>
</tr>
<tr>
<td>NOP</td>
<td></td>
</tr>
</tbody>
</table>
2.2.7 Option validity error set after reset

Description
On first production lot, the complement of one word inside the device configuration area is not correctly programmed. Although this word is not used for the device configuration, it is included in the test of configuration consistency after reset. As a consequence, the OPTVERR flag of the FLASH_SR register is set.

When using HAL drivers included in STM32CubeL4, this bit is tested prior to executing any Flash memory command and as a consequence, the FLASH_WaitForLastOperation() function fails.

Note: This limitation is fixed on parts with the production date code 721 (inclusive) and later.

Workaround
As this limitation has no impact to the device functionality, the OPTVERR flag may be ignored or cleared.

When using HAL, calling the __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR) function after reset allows clearing the OPTVERR flag and then using HAL Flash memory access commands normally.

2.2.8 HSI48 ready interrupt capability is not supported

Description
HSI48 ready interrupt feature described in the reference manual is not supported. The bit HSI48RDYIE in the register RCC_CIER is stuck at 0. It is not possible to set it to interrupt the CPU when the oscillator is ready.

Workaround
After switching the HSI48 internal oscillator on by setting the bit HSI48ON of the RCC_CRRCR register, poll the HSI48RDY flag of the RCC_CRRCR register until it goes high, which indicates that the HSI48 oscillator is ready to provide the clock to peripherals.

2.2.9 First double-word of Flash memory corrupted upon reset or power down while programming

Description
Power-down and external reset events occurring during Flash memory program operation may result in zeroing its first double-word (64 bits on the address 0x0800 0000). When this occurs, the boot sequence ends immediately after reset, generating Hard Fault.

In most cases, this corruption is temporary and the correct value is read again after a few milliseconds.

Note: Corruption of Flash memory word on the address accessed in the instant of a reset event occurring during program or erase operation is a normal (specified) behavior.

Workaround
Clone the first Flash memory page contents at another Flash memory location to use as a backup page. In the Hard Fault handler:

1. Compare the first Flash memory double-word content with the value backed up. If different:
   a. Erase the first Flash memory page.
   b. From the backup page, restore the first Flash memory page contents, excluding the first double-word.
   c. From the backup page, restore the first Flash memory double-word.
2. Execute a software reset (by setting the SYSRESETREQ bit), to resume execution.

Note: In the process of firmware development, the first two 32-bit words of the Flash memory are used by the core as program counter (PC) and as stack pointer (SP), respectively, so this 64-bit value as well as the remaining content of the page can vary upon each build.

2.3 FW
2.3.1 Code segment unprotected if non-volatile data segment length is zero

**Description**
If during FW configuration the length of firewall-protected non-volatile data segment is set to zero through the LENG[21:8] bitfield of the FW_NVDSL register, the firewall protection of code segment does not operate.

**Workaround**
Always set the LENG[21:8] bitfield of the FW_NVDSL register to a non-zero value, even if no firewall protection of data in the non-volatile data segment is required.

2.4 QUADSPI

2.4.1 First nibble of data not written after dummy phase

**Description**
The first nibble of data to be written to the external Flash memory is lost when the following condition is met:
- QUADSPI is used in indirect write mode.
- At least one dummy cycle is used.

**Workaround**
Use alternate bytes instead of dummy phase to add latency between the address phase and the data phase. This works only if the number of dummy cycles to substitute corresponds to a multiple of eight bits of data.

Example:
- To substitute one dummy cycle, send one alternate byte (only possible in DDR mode with four data lines).
- To substitute two dummy cycles, send one alternate byte in SDR mode with four data lines.
- To substitute four dummy cycles, send two alternate bytes in SDR mode with four data lines, or one alternate byte in SDR mode with two data lines.
- To substitute eight dummy cycles, send one alternate byte in SDR mode with one data line.

2.4.2 Wrong data from memory-mapped read after an indirect mode operation

**Description**
The first memory-mapped read in indirect mode can yield wrong data if the QUADSPI peripheral enters memory-mapped mode with bits ADDRESS[1:0] of the QUADSPI_AR register both set.

**Workaround**
Before entering memory-mapped mode, apply the following measure, depending on access mode:
- Indirect read mode: clear the QUADSPI_AR register then issue an abort request to stop reading and to clear the BUSY bit.
- Indirect write mode: clear the QUADSPI_AR register.

**Caution:**
The QUADSPI_DR register must not be written after clearing the QUADSPI_AR register.

2.5 ADC

2.5.1 Writing ADCx_JSQR when JADCSTART and JQDIS are set might lead to incorrect behavior

**Description**
Writing the ADCx_JSQR register when there is an on-going injected conversion (JADCSTART = 1) might lead to unpredictable ADC behavior if the queues of context are not enabled (JQDIS = 1).
2.5.2 Wrong ADC result if conversion done late after calibration or previous conversion

**Description**

The result of an ADC conversion done more than 1 ms later than the previous ADC conversion or ADC calibration might be incorrect.

**Workaround**

Perform two consecutive ADC conversions in single, scan or continuous mode. Reject the result of the first conversion and only keep the result of the second.

2.5.3 Spurious temperature measurement due to spike noise

**Description**

Depending on the MCU activity, internal interference may cause temperature-dependent spike noise on the temperature sensor output to the ADC, resulting in occasional spurious (outlying) temperature measurement.

**Workaround**

Perform a series of measurements and process the acquired data samples such as to obtain a mean value not affected by the outlying samples.

For this, it is recommended to use interquartile mean (IQM) algorithm with at least 64 samples. IQM is based on rejecting the quarters (quartiles) of sample population with the lowest and highest values and on computing the mean value only using the remaining (interquartile) samples.

The acquired sample values are first sorted from lowest to highest, then the sample sequence is truncated by removing the lowest and highest sample quartiles.

**Example:**

<table>
<thead>
<tr>
<th>Data</th>
<th>Sample</th>
<th>Mean</th>
</tr>
</thead>
<tbody>
<tr>
<td>Acquired</td>
<td>17.2</td>
<td>10.92</td>
</tr>
<tr>
<td>Sorted</td>
<td>1.1</td>
<td>2.12</td>
</tr>
<tr>
<td>Truncated</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

The measurement result after the IQM post-processing in the example is 9.79. For consistent results, use a minimum of 64 samples. It is recommended to optimize the code performing the sort task such as to minimize its processing power requirements.

2.6 COMP

2.6.1 Comparator outputs cannot be configured in open-drain

**Description**

Comparator outputs are always forced in push-pull mode whatever the GPIO output type configuration bit value.
2.7 TSC

2.7.1 Inhibited acquisition in short transfer phase configuration

Description
Some revisions of the reference manual may omit the information that the following configurations of the TSC_CR register are forbidden:

- The PGPSC[2:0] bitfield set to 000 and the CTPL[3:0] bitfield to 0000 or 0001
- The PGPSC[2:0] bitfield set to 111 and the CTPL[3:0] bitfield to 0000

Failure to respect this restriction leads to an inhibition of the acquisition.
This is a documentation inaccuracy issue rather than a product limitation.

Workaround
None.

2.8 AES

2.8.1 Burst read or write accesses not supported

Description
Some revisions of the reference manual may omit the information that the AES peripheral does not support LDM, STM, LDRD and STRD instructions for successive multiple-data (burst) read and write accesses to a contiguous address block.
This is a documentation issue rather than a product limitation.

Workaround
No application workaround is required, provided that the multiple-data instructions are not used to access the AES peripheral.

Note: To prevent compilers from generating LDM, STM, LDRD and STRD instructions to access the AES peripheral, organize the source code such as to avoid consecutive read or write accesses to neighboring addresses in lower-to-higher order. In case where consecutive read or write accesses to neighboring addresses cannot be avoided, order the source code such as to access higher address first.

2.8.2 TAG computation in GCM encryption mode

Description
Some revisions of the reference manual may omit the following application guidelines for the device to correctly compute GCM encryption authentication tags when the input data in the last block is inferior to 128 bits.
During GCM encryption payload phase and before inserting a last plaintext block smaller than 128 bits, apply the following steps:
1. Disable the AES peripheral by clearing the EN bit of the AES_CR register.
2. Change the mode to CTR by writing 010 to the CHMOD[2:0] bitfield of the AES_CR register.
3. Pad the last block (smaller than 128 bits) with zeros to have a complete block of 128 bits, then write it into AES_DINR register.
4. Upon encryption completion, read the 128-bit ciphertext from the AES_DOUTR register and store it as intermediate data.
5. Change again the mode to GCM by writing 011 to the CHMOD[2:0] bitfield of the AES_CR register.
6. Select Final phase by writing 11 to the GCMPH[1:0] bitfield of the AES_CR register.
7. In the intermediate data, set to zero the bits corresponding to the padded bits of the last block of payload, then insert the resulting data into AES_DINR register.
8. Wait for operation completion, and read data on AES_DOUTR. This data is to be discarded.
9. Apply the normal Final phase as described in the datasheet

This is a documentation issue rather than a product limitation.

Workaround

No further application workaround is required, provided that these guidelines are respected.

---

### 2.8.3 CCM authentication mode not compliant with NIST CMAC

**Description**

Some revisions of the reference manual may omit the information that setting the CHMOD[2:0] bitfield to 100 selects the CCM authentication mode. It is not compliant with NIST CMAC, as defined in Special Publication 800-38B. In order to fully implement the CCM chaining as specified in NIST Special Publication 800-38C, the payload must first be encrypted or decrypted with the AES peripheral set in CTR mode (CHMOD[2:0] = 010), then the message associated data and payload authenticated with the AES peripheral set in CCM mode (CHMOD[2:0] = 100).

This is a documentation issue rather than a product limitation.

**Workaround**

No further application workaround is required, provided that these guidelines are respected.

---

### 2.8.4 Datatype initial configuration in GCM mode

**Description**

Some revisions of the reference manual may omit the information that GCM generated TAG is not correct if data swapping is not disabled in GCM init phase (GCMPH[1:0] = 00) by setting the DATATYPE[1:0] bitfield of the AES_CR register to zero.

This is a documentation issue rather than a product limitation.

**Workaround**

No further application workaround is required, provided that these guidelines are respected.

---

### 2.8.5 Wait until BUSY is low when suspending GCM encryption

**Description**

Some revisions of the reference manual may omit the information that when suspending the GCM encryption of a message, in the payload phase the BUSY flag of the AES_SR register must be low before saving the AES_SUSPxR registers in the memory.

This is a documentation issue rather than a product limitation.

**Workaround**

No further application workaround is required, provided that these guidelines are respected.

---

### 2.9 TIM

#### 2.9.1 HSE/32 is not available for TIM16 input capture if RTC clock is disabled or other than HSE

**Description**

If the RTC clock is either disabled or other than HSE, the HSE/32 clock is not available for TIM16 input capture even if selected (bitfield TI1_RMP[2:0] = 101 in the TIM16_OR1 register).
Workaround

Apply the following procedure:

1. Enable the power controller clock (bit PWREN = 1 in the RCC_APB1ENR1 register).
2. Disable the backup domain write protection (bit DBP = 0 in the PWR_CR1 register).
3. Enable RTC clock and select HSE as clock source for RTC (bits RTCSEL[1:0] = 11 and bit RTCEN = 1 in the RCC_BDCR register).
4. Select the HSE/32 as input capture source for TIM16 (bitfield TI1_RMP[2:0] = 101 in the TIM16_OR1 register).

Alternatively, use TIM17 that implements the same features as TIM16, and is not affected by the limitation described.

2.10 LPTIM

2.10.1 MCU may remain stuck in LPTIM interrupt when entering Stop mode

Description

This limitation occurs when disabling the low-power timer (LPTIM). When the user application clears the ENABLE bit in the LPTIM_CR register within a small time window around one LPTIM interrupt occurrence, then the LPTIM interrupt signal used to wake up the MCU from Stop mode may be frozen in active state. Consequently, when trying to enter Stop mode, this limitation prevents the MCU from entering low-power mode and the firmware remains stuck in the LPTIM interrupt routine.

This limitation applies to all Stop modes and to all instances of the LPTIM. Note that the occurrence of this issue is very low.

Workaround

In order to disable a low power timer (LPTIMx) peripheral, do not clear its ENABLE bit in its respective LPTIM_CR register. Instead, reset the whole LPTIMx peripheral via the RCC controller by setting and resetting its respective LPTIMxRST bit in RCC_APBxRSTRz register.

2.10.2 MCU may remain stuck in LPTIM interrupt when clearing event flag

Description

This limitation occurs when the LPTIM is configured in interrupt mode (at least one interrupt is enabled) and the software clears any flag by writing the LPTIM_ICR bit in the LPTIM_ISR register. If the interrupt status flag corresponding to a disabled interrupt is cleared simultaneously with a new event detection, the set and clear commands might reach the APB domain at the same time, leading to an asynchronous interrupt signal permanently stuck at ‘1’.

This issue can occur either during an interrupt subroutine execution (where the flag clearing is usually done), or outside an interrupt subroutine.

Consequently, the firmware remains stuck in the LPTIM interrupt routine, and the MCU cannot enter Stop mode.

Workaround

To avoid this issue, it is strongly advised to follow the recommendations listed below:

• Clear the flag only when its corresponding interrupt is enabled in the interrupt enable register.
• If for specific reasons, it is required to clear some flags that have corresponding interrupt lines disabled in the interrupt enable register, it is recommended to clear them during the current subroutine prior to those which have corresponding interrupt line enabled in the interrupt enable register.
• Flags must not be cleared outside the interrupt subroutine.

Note: The proper clear sequence is already implemented in the HAL_LPTIM_IRQHandler in the STM32Cube™.
2.10.3 LPTIM1 outputs cannot be configured as open-drain

Description
LPTIM1 outputs are set in push-pull mode regardless of the configuration of corresponding GPIO outputs.

Workaround
None.

2.11 RTC and TAMP

2.11.1 RTC calendar registers are not locked properly

Description
When reading the calendar registers with BYPSHAD = 0, the RTC_TR and RTC_DR registers may not be locked after reading the RTC_SSR register. This happens if the read operation is initiated one APB clock period before the shadow registers are updated. This can result in a non-consistency of the three registers. Similarly, the RTC_DR register can be updated after reading the RTC_TR register instead of being locked.

Workaround
Apply one of the following measures:
- use BYPSHAD = 1 mode (bypass shadow registers), or
- if BYPSHAD = 0, read SSR again after reading SSR/TR/DR to confirm that SSR is still the same, otherwise read the values again.

2.11.2 RTC interrupt can be masked by another RTC interrupt

Description
One RTC interrupt can mask another RTC interrupt if both share the same EXTI configurable line, such as the RTC Alarm A and Alarm B, of which the event flags are OR-de to the same EXTI line (refer to the EXTI line connections table in the Extended interrupt and event controller (EXTI) section of the reference manual).

The following code example and figure illustrate the failure mechanism: The Alarm A event is lost (fails to generate interrupt) as it occurs in the failure window, that is, after checking the Alarm A event flag but before the effective clear of the EXTI interrupt flag by hardware. The effective clear of the EXTI interrupt flag is delayed with respect to the software instruction to clear it.

Alarm interrupt service routine:

```c
void RTC_Alarm_IRQHandler(void)
{
    CLEAR_ALARM_EXTI(); /* Clear the EXTI line flag for RTC alarms*/
    If(ALRAF) /* Check if Alarm A triggered ISR */
    {                     /* Clear the Alarm A interrupt pending bit */
        CLEAR_FLAG(ALRAF);
        PROCESS_AlarmAEvent(); /* Process Alarm A event */
    }
    If(ALRBF) /* Check if Alarm B triggered ISR */
    {                     /* Clear the Alarm B interrupt pending bit */
        CLEAR_FLAG(ALRBF);
        PROCESS_AlarmBEvent(); /* Process Alarm B event */
    }
}
```
2.11.3 Calendar initialization may fail in case of consecutive INIT mode entry

Description

If the INIT bit of the RTC_ISR register is set between one and two RTCCCLK cycles after being cleared, the INITF flag is set immediately instead of waiting for synchronization delay (which should be between one and two RTCCCLK cycles), and the initialization of registers may fail. Depending on the INIT bit clearing and setting instants versus the RTCCCLK edges, it can happen that, after being immediately set, the INITF flag is cleared during one RTCCCLK period then set again. As writes to calendar registers are ignored when INITF is low, a write during this critical period might result in the corruption of one or more calendar registers.

Workaround

After existing the initialization mode, clear the BYPSHAD bit (if set) then wait for RSF to rise, before entering the initialization mode again.
Note: It is recommended to write all registers in a single initialization session to avoid accumulating synchronization delays.

2.11.4 RTC_REFIN and RTC_OUT on PB2 not operating in Stop 2 mode

Description
In Stop 2 low-power mode, the RTC_REFIN function does not operate and the RTC_OUT function does not operate if mapped on the PB2 pin.

Workaround
Apply one of the following measures:
- Use Stop 1 mode instead of Stop 2. This ensures the operation of both functions.
- Map RTC_OUT to the PC13 pin. This ensures the operation of the RTC_OUT function in either low-power mode. However, it has no effect to the RTC_REFIN function.

2.11.5 Setting GPIO properties of PC13 used as RTC_ALARM open-drain output

Description
Some reference manual revisions may omit the information that the PC13 GPIO must be set as input when the RTC_OR register configures PC13 as open-drain output of the RTC_ALARM signal.

Note: Enabling the internal pull-up function through the PC13 GPIO settings allows sparing an external pull-up resistor. This is a documentation issue rather than a product limitation.

Workaround
No application workaround is required provided that the described GPIO setting is respected.

2.12 I2C

2.12.1 10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave

Description
An I²C-bus master generates STOP condition upon non-acknowledge of I²C address that it sends. This applies to 7-bit address as well as to each byte of 10-bit address.

When the MCU set as I²C-bus master transmits a 10-bit address of which the first byte (5-bit header + 2 MSBs of the address + direction bit) is not acknowledged, the MCU duly generates STOP condition but it then cannot start any new I²C-bus transfer. In this spurious state, the NACKF flag of the I2C_ISR register and the START bit of the I2C_CR2 register are both set, while the START bit should normally be cleared.

Workaround
In 10-bit-address master mode, if both NACKF flag and START bit get simultaneously set, proceed as follows:
1. Wait for the STOP condition detection (STOPF = 1 in I2C_ISR register).
2. Disable the I2C peripheral.
3. Wait for a minimum of three APB cycles.
4. Enable the I2C peripheral again.

2.12.2 Wrong behavior in Stop mode when wakeup from Stop mode is disabled in I2C

Description
If the wakeup from Stop mode by I2C is disabled (WUPEN = 0), the correct use of the I2C peripheral is to disable it (PE = 0) before entering Stop mode, and re-enable it when back in Run mode.

Some reference manual revisions may omit this information.
Failure to respect the above while the MCU operating as slave or as master in multi-master topology enters Stop mode during a transfer ongoing on the I2C-bus may lead to the following:

1. BUSY flag is wrongly set when the MCU exits Stop mode. This prevents from initiating a transfer in master mode, as the START condition cannot be sent when BUSY is set.
2. If clock stretching is enabled (NOSTRETCH = 0), the SCL line is pulled low by I2C and the transfer stalled as long as the MCU remains in Stop mode.

   The occurrence of such condition depends on the timing configuration, peripheral clock frequency, and I2C-bus frequency.

This is a description inaccuracy issue rather than a product limitation.

**Workaround**

No application workaround is required.

### 2.12.3 Wrong data sampling when data setup time (t\textsubscript{SU;DAT}) is shorter than one I2C kernel clock period

**Description**

The I2C-bus specification and user manual specify a minimum data setup time (t\textsubscript{SU;DAT}) as:

- 250 ns in Standard mode
- 100 ns in Fast mode
- 50 ns in Fast mode Plus

The MCU does not correctly sample the I2C-bus SDA line when t I2C kernel clock (I2C-bus peripheral clock) period: the previous SDA value is sampled instead of the current one. This can result in a wrong receipt of slave address, data byte, or acknowledge bit.

**Workaround**

Increase the I2C kernel clock frequency to get I2C kernel clock period within the transmitter minimum data setup time. Alternatively, increase transmitter’s minimum data setup time. If the transmitter setup time minimum value corresponds to the minimum value provided in the I2C-bus standard, the minimum I2CCLK frequencies are as follows:

- In Standard mode, if the transmitter minimum setup time is 250 ns, the I2CCLK frequency must be at least 4 MHz.
- In Fast mode, if the transmitter minimum setup time is 100 ns, the I2CCLK frequency must be at least 10 MHz.
- In Fast-mode Plus, if the transmitter minimum setup time is 50 ns, the I2CCLK frequency must be at least 20 MHz.

### 2.12.4 Spurious bus error detection in master mode

**Description**

In master mode, a bus error can be detected spuriously, with the consequence of setting the BERR flag of the I2C_SR register and generating bus error interrupt if such interrupt is enabled. Detection of bus error has no effect on the I2C-bus transfer in master mode and any such transfer continues normally.

**Workaround**

If a bus error interrupt is generated in master mode, the BERR flag must be cleared by software. No other action is required and the ongoing transfer can be handled normally.

### 2.12.5 Last-received byte loss in reload mode

**Description**

If in master receiver mode or slave receive mode with SBC = 1 the following conditions are all met:

- I2C-bus stretching is enabled (NOSTRETCH = 0)
- RELOAD bit of the I2C_CR2 register is set
- NBYTES bitfield of the I2C_CR2 register is set to N greater than 1
- byte N is received on the I2C-bus, raising the TCR flag
- N - 1 byte is not yet read out from the data register at the instant TCR is raised,

then the SCL line is pulled low (I2C-bus clock stretching) and the transfer of the byte N from the shift register to the data register inhibited until the byte N-1 is read and NBYTES bitfield reloaded with a new value, the latter of which also clears the TCR flag. As a consequence, the software cannot get the byte N and use its content before setting the new value into the NBYTES field.

For I2C instances with independent clock, the last-received data is definitively lost (never transferred from the shift register to the data register) if the data N - 1 is read within four APB clock cycles preceding the receipt of the last data bit of byte N and thus the TCR flag raising. Refer to the product reference manual or datasheet for the I2C implementation table.

**Workaround**
- In master mode or in slave mode with SBC = 1, use the reload mode with NBYTES = 1.
- In master receiver mode, if the number of bytes to transfer is greater than 255, do not use the reload mode. Instead, split the transfer into sections not exceeding 255 bytes and separate them with repeated START conditions.
- Make sure, for example through the use of DMA, that the byte N - 1 is always read before the TCR flag is raised. Specifically for I2C instances with independent clock, make sure that it is always read earlier than four APB clock cycles before the receipt of the last data bit of byte N and thus the TCR flag raising.

The last workaround in the list must be evaluated carefully for each application as the timing depends on factors such as the bus speed, interrupt management, software processing latencies, and DMA channel priority.

### 2.12.6 Spurious master transfer upon own slave address match

**Description**

When the device is configured to operate at the same time as master and slave (in a multi-master I2C-bus application), a spurious master transfer may occur under the following condition:

- Another master on the bus is in process of sending the slave address of the device (the bus is busy).
- The device initiates a master transfer by bit set before the slave address match event (the ADDR flag set in the I2C_ISR register) occurs.
- After the ADDR flag is set:
  - the device does not write I2C_CR2 before clearing the ADDR flag, or
  - the device writes I2C_CR2 earlier than three I2C kernel clock cycles before clearing the ADDR flag

In these circumstances, even though the START bit is automatically cleared by the circuitry handling the ADDR flag, the device spuriously proceeds to the master transfer as soon as the bus becomes free. The transfer configuration depends on the content of the I2C_CR2 register when the master transfer starts. Moreover, if the I2C_CR2 is written less than three kernel clocks before the ADDR flag is cleared, the I2C peripheral may fall into an unpredictable state.

**Workaround**

Upon the address match event (ADDR flag set), apply the following sequence.

**Normal mode (SBC = 0):**
1. Set the ADDRCF bit.
2. Before Stop condition occurs on the bus, write I2C_CR2 with the START bit low.

**Slave byte control mode (SBC = 1):**
1. Write I2C_CR2 with the slave transfer configuration and the START bit low.
2. Wait for longer than three I2C kernel clock cycles.
3. Set the ADDRCF bit.
4. Before Stop condition occurs on the bus, write I2C_CR2 again with its current value.
The time for the software application to write the I2C_CR2 register before the Stop condition is limited, as the clock stretching (if enabled), is aborted when clearing the ADDR flag.
Polling the BUSY flag before requesting the master transfer is not a reliable workaround as the bus may become busy between the BUSY flag check and the write into the I2C_CR2 register with the START bit set.

2.13 USART

2.13.1 RTS is active while RE = 0 or UE = 0

Description
The RTS line is driven low as soon as RTSE bit is set, even if the USART is disabled (UE = 0) or the receiver is disabled (RE = 0), that is, not ready to receive data.

Workaround
Upon setting the UE and RE bits, configure the I/O used for RTS into alternate function.

2.14 LPUART

2.14.1 LPUART1 outputs cannot be configured as open-drain

Description
LPUART1 outputs are set in push-pull mode regardless of the configuration of corresponding GPIO outputs.

Workaround
None.

2.15 SPI

2.15.1 BSY bit may stay high at the end of data transfer in slave mode

Description
BSY flag may sporadically remain high at the end of a data transfer in slave mode. This occurs upon coincidence of internal CPU clock and external SCK clock provided by master.
In such an event, if the software only relies on BSY flag to detect the end of SPI slave data transaction (for example to enter low-power mode or to change data line direction in half-duplex bidirectional mode), the detection fails.
As a conclusion, the BSY flag is unreliable for detecting the end of data transactions.

Workaround
Depending on SPI operating mode, use the following means for detecting the end of transaction:
• When NSS hardware management is applied and NSS signal is provided by master, use NSS flag.
• In SPI receiving mode, use the corresponding RXNE event flag.
• In SPI transmit-only mode, use the BSY flag in conjunction with a timeout expiry event. Set the timeout such as to exceed the expected duration of the last data frame and start it upon TXE event that occurs with the second bit of the last data frame. The end of the transaction corresponds to either the BSY flag becoming low or the timeout expiry, whichever happens first.
Prefer one of the first two measures to the third as they are simpler and less constraining.
Alternatively, apply the following sequence to ensure reliable operation of the BSY flag in SPI transmit mode:
1. Write last data to data register.
2. Poll the TXE flag until it becomes high, which occurs with the second bit of the data frame transfer.
3. Disable SPI by clearing the SPE bit mandatorily before the end of the frame transfer.
4. Poll the BSY bit until it becomes low, which signals the end of transfer.

Note: The alternative method can only be used with relatively fast CPU speeds versus relatively slow SPI clocks or/and long last data frames. The faster is the software execution, the shorter can be the duration of the last data frame.

2.15.2 Wrong CRC in full-duplex mode handled by DMA with imbalanced setting of data counters

Description
When SPI is handled by DMA in full-duplex master or slave mode with CRC enabled, the CRC computation may temporarily freeze for the ongoing frame, which results in corrupted CRC. This happens when the receive counter reaches zero upon the receipt of the CRC pattern (as the receive counter was set to a value greater, by CRC length, than the transmit counter). An internal signal dedicated to receive-only mode is left unduly pending. Consequently, the signal can cause the CRC computation to freeze during a next transaction in which DMA TXE event service is accidentally delayed (for example, due to DMA servicing a request from another channel).

Workaround
Apply one of the following measures prior to each full-duplex SPI transaction:

- Set the DMA transmission and reception data counters to equal values. Upon the transaction completion, read the CRC pattern out from RxFIFO separately by software.
- Reset the SPI peripheral via peripheral reset register.

2.15.3 CRC error in SPI slave mode if internal NSS changes before CRC transfer

Description
Some reference manual revisions may omit the information that the device operating as SPI slave must be configured in software NSS control if the SPI master pulses the NSS (for example in NSS pulse mode). Otherwise, the transition of the internal NSS signal after the CRCNEXT flag is set might result in wrong CRC value computed by the device and, as a consequence, in a CRC error. As a consequence, the NSS pulse mode cannot be used along with the CRC function.

This is a documentation error rather than a product limitation.

Workaround
No application workaround is required as long as the device operating as SPI slave is duly configured in software NSS control.

2.16 SDMMC

2.16.1 Wrong CCRCFAIL status after a response without CRC is received

Description
The CRC is calculated even if the response to a command does not contain any CRC field. As a consequence, after the SDIO command IO_SEND_OP_COND (CMD5) is sent, the CCRCFAIL bit of the SDMMC_STA register is set.

Workaround
The CCRCFAIL bit in the SDMMC_STA register shall be ignored by the software. CCRCFAIL must be cleared by setting CCRCFAILC bit of the SDMMC_ICR register after reception of the response to the CMD5 command.

2.16.2 MMC stream write of less than seven bytes does not work correctly

Description
Stream write initiated with WRITE_DAT_UNTIL_STOP command (CMD20) does not define the amount of data bytes to store. The card keeps storing data coming in from the SDMMC host until it gets a valid
STOP_TRANSMISSION (CMD12) command. The commands are streamed on a line separate from data line, with common clock line.

As the STOP_TRANSMISSION command is 48-bit long and due to the bus protocol, the STOP_TRANSMISSION command start bit must be advanced by 50 clocks with respect to the stop bit of the data bitstream.

Therefore, for small data chunks of up to six bytes, SDMMC hosts should normally operate such that, the start of the STOP_TRANSMISSION (CMD12) command streaming precedes the start of the data streaming.

The device duly anticipates the STOP_TRANSMISSION command streaming start, with respect to the data bitstream end. WAITPEND (bit 9 of SDMMC_CMD register) must be set for this mechanism to operate.

However, a failure occurs in case of small data chunks of up to six bytes. Instead of starting the STOP_TRANSMISSION command 50 clocks ahead of the data bitstream stop bit, the SDMMC peripheral on the device starts the command along with the first bit of the data bitstream. As the command is longer than the data, it ends a number of clocks behind the data that the software intended to store onto the card by setting the DATALENGTH register. During the clocks in excess, the SDMMC peripheral keeps the data line in logical-one level.

As a consequence, the card intercepts more data and updates more memory locations than the number set in DATALENGTH. The spuriously updated locations of memory receive 0xFF values.

**Workaround**

Do not use stream write WRITE_DAT_UNTIL_STOP command (CMD20) with DATALENGTH set to less than seven. Instead, use SET_BLOCKLEN command (CMD16) followed with single-block write command WRITE_BLOCK (CMD24), with a desired block length.

2.17 **bxCAN**

2.17.1 **bxCAN time-triggered communication mode not supported**

**Description**

The time-triggered communication mode described in the reference manual is not supported. As a result, timestamp values are not available. The TTCM of the CAN_MCR register must be kept cleared (time-triggered communication mode disabled).

**Workaround**

None.
**Revision history**

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>10-Feb-2017</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>30-Mar-2017</td>
<td>2</td>
<td>Change of document classification from ST Restricted to Public.</td>
</tr>
<tr>
<td>26-May-2017</td>
<td>3</td>
<td>Added section <strong>Option validity error set after reset</strong></td>
</tr>
<tr>
<td>07-Sep-2017</td>
<td>4</td>
<td>Added section <strong>Possible incorrect code execution when transiting from SRAM2 to Flash memory</strong>&lt;br&gt;Removed obsolete STM32L462SL part number and the table “Device summary” (all represented part numbers now contained in the product name).</td>
</tr>
<tr>
<td>07-Dec-2018</td>
<td>5</td>
<td>Added:&lt;br&gt;- Table of documentation errata&lt;br&gt;- Section 2.1.2 VDIV or VSQRT instructions might not complete correctly when very short ISRs are used&lt;br&gt;- Section 2.1.3 Store immediate overlapping exception return operation might vector to incorrect interrupt&lt;br&gt;- Section 2.2.2 Spurious brown-out reset after short run sequence&lt;br&gt;- Section 2.2.5 Unstable LSI when it clocks RTC or CSS on LSE&lt;br&gt;- Section 2.2.9 First double-word of Flash memory corrupted upon reset or power down while programming&lt;br&gt;- Section 2.3 FW with Code segment unprotected if non-volatile data segment length is zero&lt;br&gt;- Section 2.5.1 Writing ADCx_JSQR when JADCSTART and JQDIS are set might lead to incorrect behavior&lt;br&gt;- Section 2.5.3 Spurious temperature measurement due to spike noise&lt;br&gt;- Section 2.8.3 CCM authentication mode not compliant with NIST CMAC&lt;br&gt;- Section 2.8.4 Datatype initial configuration in GCM mode&lt;br&gt;- Section 2.8.5 Wait until BUSY is low when suspending GCM encryption&lt;br&gt;- Section 2.10.1 MCU may remain stuck in LPTIM interrupt when entering Stop mode&lt;br&gt;- Section 2.10.2 MCU may remain stuck in LPTIM interrupt when clearing event flag&lt;br&gt;- Section 2.11 RTC and TAMP with four limitations&lt;br&gt;- Section 2.12.5 Last-received byte loss in reload mode&lt;br&gt;- Section 2.12.6 Spurious master transfer upon own slave address match&lt;br&gt;- Section 2.13 USART with RTS is active while RE = 0 or UE = 0&lt;br&gt;- Section 2.15.2 Wrong CRC in full-duplex mode handled by DMA with imbalanced setting of data counters&lt;br&gt;- Section 2.15.3 CRC error in SPI slave mode if internal NSS changes before CRC transfer&lt;br&gt;- Section 2.15.4 Wrong data from memory-mapped read after an indirect mode operation&lt;br&gt;- Section 2.5.2 Wrong ADC result if conversion done late after calibration or previous conversion&lt;br&gt;- Section 2.8.2 TAG computation in GCM encryption mode&lt;br&gt;- Section 2.12.2 Wrong behavior in Stop mode when wakeup from Stop mode is disabled in I2C moved to documentation errata table</td>
</tr>
</tbody>
</table>
Contents

1 Summary of device errata .................................................................................................................. 2

2 Description of device errata ............................................................................................................. 4

  2.1 Core ............................................................................................................................................... 4
         2.1.1 Interrupted loads to SP can cause erroneous behavior ......................................................... 4
         2.1.2 VDIV or VSQRT instructions might not complete correctly when very short ISRs are used. .. 4
         2.1.3 Store immediate overlapping exception return operation might vector to incorrect interrupt .......................................................................................................................... 5

  2.2 System .......................................................................................................................................... 6
         2.2.1 Internal voltage reference corrupted upon Stop mode entry with temperature sensing enabled. ................................................................................................................................................... 6
         2.2.2 Spurious brown-out reset after short run sequence ................................................................. 6
         2.2.3 Full JTAG configuration without NJTRST pin cannot be used .............................................. 7
         2.2.4 Current injection from VDD to VDDA through analog switch voltage booster .................. 7
         2.2.5 Unstable LSI when it clocks RTC or CSS on LSE ................................................................. 7
         2.2.6 Possible incorrect code execution when transiting from SRAM2 to Flash memory ............... 8
         2.2.7 Option validity error set after reset ......................................................................................... 8
         2.2.8 HSI48 ready interrupt capability is not supported ............................................................... 9
         2.2.9 First double-word of Flash memory corrupted upon reset or power down while programming .......................................................................................................................... 9

  2.3 FW .................................................................................................................................................. 9
         2.3.1 Code segment unprotected if non-volatile data segment length is zero ............................... 9

  2.4 QUADSPI ...................................................................................................................................... 10
         2.4.1 First nibble of data not written after dummy phase ............................................................... 10
         2.4.2 Wrong data from memory-mapped read after an indirect mode operation ......................... 10

  2.5 ADC ............................................................................................................................................ 10
         2.5.1 Writing ADCx_JSQR when JADCSTART and JQDIS are set might lead to incorrect behavior ......................................................................................................................................... 10
         2.5.2 Wrong ADC result if conversion done late after calibration or previous conversion .......... 11
         2.5.3 Spurious temperature measurement due to spike noise ....................................................... 11

  2.6 COMP .......................................................................................................................................... 11
         2.6.1 Comparator outputs cannot be configured in open-drain ..................................................... 11

  2.7 TSC ............................................................................................................................................. 12
2.7.1 Inhibited acquisition in short transfer phase configuration .................................. 12
2.8 AES .......................................................................................................................... 12
  2.8.1 Burst read or write accesses not supported ...................................................... 12
  2.8.2 TAG computation in GCM encryption mode ...................................................... 12
  2.8.3 CCM authentication mode not compliant with NIST CMAC .................................. 13
  2.8.4 Datatype initial configuration in GCM mode ..................................................... 13
  2.8.5 Wait until BUSY is low when suspending GCM encryption ............................... 13
2.9 TIM .......................................................................................................................... 13
  2.9.1 HSE/32 is not available for TIM16 input capture if RTC clock is disabled or other than HSE. ................................................................. 13
2.10 LPTIM ..................................................................................................................... 14
  2.10.1 MCU may remain stuck in LPTIM interrupt when entering Stop mode .............. 14
  2.10.2 MCU may remain stuck in LPTIM interrupt when clearing event flag ............... 14
  2.10.3 LPTIM1 outputs cannot be configured as open-drain ....................................... 14
2.11 RTC and TAMP ..................................................................................................... 15
  2.11.1 RTC calendar registers are not locked properly ................................................ 15
  2.11.2 RTC interrupt can be masked by another RTC interrupt ................................ 15
  2.11.3 Calendar initialization may fail in case of consecutive INIT mode entry .......... 16
  2.11.4 RTC_REFIN and RTC_OUT on PB2 not operating in Stop 2 mode .................... 17
  2.11.5 Setting GPIO properties of PC13 used as RTC_ALARM open-drain output ........ 17
2.12 I2C .......................................................................................................................... 17
  2.12.1 10-bit master mode: new transfer cannot be launched if first part of the address is not acknowledged by the slave .................................................. 17
  2.12.2 Wrong behavior in Stop mode when wakeup from Stop mode is disabled in I2C ................................................................. 17
  2.12.3 Wrong data sampling when data setup time (\(t_{SU;DAT}\)) is shorter than one I2C kernel clock period ............................................................. 18
  2.12.4 Spurious bus error detection in master mode .................................................. 18
  2.12.5 Last-received byte loss in reload mode ......................................................... 18
  2.12.6 Spurious master transfer upon own slave address match ............................... 19
2.13 USART ................................................................................................................... 20
  2.13.1 RTS is active while RE = 0 or UE = 0 ............................................................... 20
2.14 LPUART .................................................................................................................. 20
  2.14.1 LPUART1 outputs cannot be configured as open-drain .................................... 20
2.15 SPI ................................................................. 20
  2.15.1 BSY bit may stay high at the end of data transfer in slave mode .................. 20
  2.15.2 Wrong CRC in full-duplex mode handled by DMA with imbalanced setting of data counters ............................... 21
  2.15.3 CRC error in SPI slave mode if internal NSS changes before CRC transfer .... 21
2.16 SDMMC ............................................................. 21
  2.16.1 Wrong CCRCFAIL status after a response without CRC is received .......... 21
  2.16.2 MMC stream write of less than seven bytes does not work correctly ......... 21
2.17 bxCAN ............................................................... 22
  2.17.1 bxCAN time-triggered communication mode not supported ..................... 22

Revision history ......................................................... 23