Introduction

The primary objective of this manual is to help programmers provide software that is compatible across the family of processors that use the signal processing engine (SPE) auxiliary processing unit (APU).

Scope

The scope of this manual does not include a description of individual SPE implementations. Each PowerPC™ processor is unique in its implementation of the SPE.

Audience

This manual supports system software and application programmers who want to use the SPE APU to develop products. Users should understand the following concepts:

- Operating systems
- Microprocessor system design
- Basic principles of RISC processing
- SPE instruction set

The major sections of this manual provide a general understanding of what the programming model defines in the SPE APU.

It is useful for software engineers who need to understand how to access SPE functionality from high level languages such as C and C++.

It will describe all instructions in the e500 core complex as well as Book E instructions that are defined for 32-bit implementations, along with data manipulation, SPE floating-point status and control register (SPEFSCR) operations, ABI extensions (malloc(), realloc(), calloc(), and new), a printf example, and additional library routines.

Examples are given of valid and invalid initializations of the SPE data types.
Contents

1 Overview ......................................................... 14
   1.1 High-level language interface .................................. 14
   1.2 Application binary interface (ABI) ................................ 14

2 High-level language interface ...................................... 15
   2.1 Introduction ...................................................... 15
   2.2 High-level language interface .................................. 15

3 SPE operations .................................................. 19
   3.1 Signal processing engine (SPE) APU registers .................... 19
   3.2 Notation ............................................................ 22
   3.3 Instruction fields .................................................. 22
   3.4 Description of instruction operation ............................... 25
   3.5 Intrinsics .......................................................... 28
   3.6 Basic instruction mapping ....................................... 285

4 Additional operations ............................................ 295
   4.1 Data manipulation .................................................. 295
   4.2 Signal processing engine (SPE) APU registers .................... 298
   4.3 Application binary interface (ABI) extensions .................... 303

5 Programming interface examples .................................. 306
   5.1 Data type initialization .......................................... 306
   5.2 Fixed-point accessors ............................................ 308
   5.3 Loads .............................................................. 309

6 Glossary of terms and abbreviations .............................. 311

7 Revision history .................................................. 314
## List of tables

Table 1. Data types .................................................. 15  
Table 2. SPEFSCR field descriptions .................................. 20  
Table 3. ACC field descriptions .................................... 22  
Table 4. Notation conventions ..................................... 22  
Table 5. Instruction field descriptions ........................... 23  
Table 6. RTL notation ............................................ 25  
Table 7. Operator precedence ..................................... 28  
Table 8. Data samples and sizes .................................... 31  
Table 9. __brinc (registers altered by) ........................... 31  
Table 10. __ev_abs (registers altered by) .......................... 32  
Table 11. __ev_addiw (registers altered by) ........................ 33  
Table 12. __ev_addsmiaaw (registers altered by) ................... 34  
Table 13. __ev_adddsiaaw (registers altered by) ................... 35  
Table 14. __ev_addumiaaw (registers altered by) ................... 36  
Table 15. __ev_addusiaaw (registers altered by) ................... 37  
Table 16. __ev_addw (registers altered by) ........................ 38  
Table 17. __ev_all_eq (registers altered by) ........................ 39  
Table 18. __ev_all_fs_eq (registers altered by) .................... 40  
Table 19. __ev_all_fs_gt (registers altered by) ...................... 41  
Table 20. __ev_all_fs_lt (registers altered by) ...................... 42  
Table 21. __ev_all_fs_tst_eq (registers altered by) ............... 43  
Table 22. __ev_all_fs_tst_gt (registers altered by) ............... 44  
Table 23. __ev_all_fs_tst_lt (registers altered by) ............... 45  
Table 24. __ev_all_gts (registers altered by) ...................... 46  
Table 25. __ev_all_gtu (registers altered by) ...................... 47  
Table 26. __ev_all_lts (registers altered by) ...................... 48  
Table 27. __ev_all_ltu (registers altered by) ...................... 49  
Table 28. __ev_and (registers altered by) ......................... 50  
Table 29. __ev_andc (registers altered by) ....................... 51  
Table 30. __ev_any_eq (registers altered by) ....................... 52  
Table 31. __ev_any_fs_eq (registers altered by) ..................... 53  
Table 32. __ev_any_fs_gt (registers altered by) ..................... 54  
Table 33. __ev_any_fs_lt (registers altered by) ..................... 55  
Table 34. __ev_any_fs_tst_eq (registers altered by) ............... 56  
Table 35. __ev_any_fs_tst_gt (registers altered by) ............... 57  
Table 36. __ev_any_fs_tst_lt (registers altered by) ............... 58  
Table 37. __ev_any_gts (registers altered by) ..................... 59  
Table 38. __ev_any_gtu (registers altered by) ..................... 60  
Table 39. __ev_any_lts (registers altered by) ..................... 61  
Table 40. __ev_any_ltu (registers altered by) ..................... 62  
Table 41. __ev_cntlsw (registers altered by) ..................... 63  
Table 42. __ev_cntlzsw (registers altered by) ..................... 64  
Table 43. __ev_dvws (registered altered by) ....................... 66  
Table 44. __ev_dvwu (registered altered by) ....................... 67  
Table 45. __ev_eqv (registers altered by) ......................... 68  
Table 46. __ev_extsb (registers altered by) ....................... 69  
Table 47. __ev_extsh (registers altered by) ....................... 70  
Table 48. __ev_fsabs (registers altered by) ....................... 71
<p>| Table 49 | __ev_fsadd (registers altered by) | 72 |
| Table 50 | __ev_fscsf (registers altered by) | 73 |
| Table 51 | __ev_fscsfi (registers altered by) | 74 |
| Table 52 | __ev_fscuf (registers altered by) | 75 |
| Table 53 | __ev_fscfui (registers altered by) | 76 |
| Table 54 | __ev_fscsf (registers altered by) | 77 |
| Table 55 | __ev_fsctsi (registers altered by) | 78 |
| Table 56 | __ev_fscsz (registers altered by) | 79 |
| Table 57 | __ev_fscuf (registers altered by) | 80 |
| Table 58 | __ev_fscfui (registers altered by) | 81 |
| Table 59 | __ev_fscfuz (registers altered by) | 82 |
| Table 60 | __ev_fsddiv (registers altered by) | 83 |
| Table 61 | __ev fsmul (registers altered by) | 84 |
| Table 62 | __ev_fsnabs (registers altered by) | 85 |
| Table 63 | __ev_fsneg (registers altered by) | 86 |
| Table 64 | __ev_fssub (registers altered by) | 87 |
| Table 65 | __ev_ldd (registers altered by) | 88 |
| Table 66 | __ev_lddx__ev_lddx (registers altered by) | 89 |
| Table 67 | __ev ldh (registers altered by) | 90 |
| Table 68 | __ev ldhx (registers altered by) | 91 |
| Table 69 | __ev ldw (registers altered by) | 92 |
| Table 70 | __ev ldwx (registers altered by) | 93 |
| Table 71 | __ev lhhesplat (registers altered by) | 94 |
| Table 72 | __ev lhhesplatx (registers altered by) | 95 |
| Table 73 | __ev lhhosplat (registers altered by) | 96 |
| Table 74 | __ev lhhosplatx (registers altered by) | 97 |
| Table 75 | __ev lhhou (registers altered by) | 98 |
| Table 76 | __ev lhhoux (registers altered by) | 99 |
| Table 77 | __ev_lower__gt (registers altered by) | 100 |
| Table 78 | __ev_lower__gte (registers altered by) | 101 |
| Table 79 | __ev_lower__gt (registers altered by) | 102 |
| Table 80 | __ev_lower__lt (registers altered by) | 103 |
| Table 81 | __ev_lower__ls (registers altered by) | 104 |
| Table 82 | __ev_lower__lt (registers altered by) | 105 |
| Table 83 | __ev_lower__lt (registers altered by) | 106 |
| Table 84 | __ev_lower__eq (registers altered by) | 107 |
| Table 85 | __ev_lower__eq (registers altered by) | 108 |
| Table 86 | __ev_lower__eq (registers altered by) | 109 |
| Table 87 | __ev_lower__lt (registers altered by) | 110 |
| Table 88 | __ev lwhc (registers altered by) | 111 |
| Table 89 | __ev lwhe (registers altered by) | 112 |
| Table 90 | __ev lwhos (registers altered by) | 113 |
| Table 91 | __ev lwhosx (registers altered by) | 114 |
| Table 92 | __ev lwhou (registers altered by) | 115 |
| Table 93 | __ev lwhou (registers altered by) | 116 |
| Table 94 | __ev lwhosplat (registers altered by) | 117 |
| Table 95 | __ev lwhosplatx (registers altered by) | 118 |
| Table 96 | __ev lwssplat (registers altered by) | 119 |
| Table 97 | __ev lwssplatx (registers altered by) | 120 |
| Table 98 | __ev mergehi (registers altered by) | 121 |
| Table 99 | __ev mergehilo (registers altered by) | 122 |
| Table 100 | __ev mergelo (registers altered by) | 123 |</p>
<table>
<thead>
<tr>
<th>Table Number</th>
<th>Table Title and Details</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>101</td>
<td>__ev_mergelohi (registers altered by)</td>
<td>124</td>
</tr>
<tr>
<td>102</td>
<td>__ev_mhegsmfaa (registers altered by)</td>
<td>125</td>
</tr>
<tr>
<td>103</td>
<td>__ev_mhegsmfan (registers altered by)</td>
<td>126</td>
</tr>
<tr>
<td>104</td>
<td>__ev_mhegsmiaa (registers altered by)</td>
<td>127</td>
</tr>
<tr>
<td>105</td>
<td>__ev_mhegsmian (registers altered by)</td>
<td>128</td>
</tr>
<tr>
<td>106</td>
<td>__ev_mhergmf (registers altered by)</td>
<td>129</td>
</tr>
<tr>
<td>107</td>
<td>__ev_mhergmfaa (registers altered by)</td>
<td>130</td>
</tr>
<tr>
<td>108</td>
<td>__ev_mhergmfan (registers altered by)</td>
<td>131</td>
</tr>
<tr>
<td>109</td>
<td>__ev_mhergmian (registers altered by)</td>
<td>132</td>
</tr>
<tr>
<td>110</td>
<td>__ev_mhesmf (registers altered by)</td>
<td>133</td>
</tr>
<tr>
<td>111</td>
<td>__ev_mhesmf (registers altered by)</td>
<td>134</td>
</tr>
<tr>
<td>112</td>
<td>__ev_mhesstat (registers altered by)</td>
<td>135</td>
</tr>
<tr>
<td>113</td>
<td>__ev_mheusmi (registers altered by)</td>
<td>136</td>
</tr>
<tr>
<td>114</td>
<td>__ev_mheusmf (registers altered by)</td>
<td>137</td>
</tr>
<tr>
<td>115</td>
<td>__ev_mhessmfaa (registers altered by)</td>
<td>138</td>
</tr>
<tr>
<td>116</td>
<td>__ev_mhessmf (registers altered by)</td>
<td>139</td>
</tr>
<tr>
<td>117</td>
<td>__ev_mhessmfaa (registers altered by)</td>
<td>140</td>
</tr>
<tr>
<td>118</td>
<td>__ev_mhessmfan (registers altered by)</td>
<td>141</td>
</tr>
<tr>
<td>119</td>
<td>__ev_mhessmian (registers altered by)</td>
<td>142</td>
</tr>
<tr>
<td>120</td>
<td>__ev_mhessmian (registers altered by)</td>
<td>143</td>
</tr>
<tr>
<td>121</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>144</td>
</tr>
<tr>
<td>122</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>145</td>
</tr>
<tr>
<td>123</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>146</td>
</tr>
<tr>
<td>124</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>147</td>
</tr>
<tr>
<td>125</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>148</td>
</tr>
<tr>
<td>126</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>149</td>
</tr>
<tr>
<td>127</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>150</td>
</tr>
<tr>
<td>128</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>151</td>
</tr>
<tr>
<td>129</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>152</td>
</tr>
<tr>
<td>130</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>153</td>
</tr>
<tr>
<td>131</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>154</td>
</tr>
<tr>
<td>132</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>155</td>
</tr>
<tr>
<td>133</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>156</td>
</tr>
<tr>
<td>134</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>157</td>
</tr>
<tr>
<td>135</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>158</td>
</tr>
<tr>
<td>136</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>159</td>
</tr>
<tr>
<td>137</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>160</td>
</tr>
<tr>
<td>138</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>161</td>
</tr>
<tr>
<td>139</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>162</td>
</tr>
<tr>
<td>140</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>163</td>
</tr>
<tr>
<td>141</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>164</td>
</tr>
<tr>
<td>142</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>165</td>
</tr>
<tr>
<td>143</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>166</td>
</tr>
<tr>
<td>144</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>167</td>
</tr>
<tr>
<td>145</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>168</td>
</tr>
<tr>
<td>146</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>169</td>
</tr>
<tr>
<td>147</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>170</td>
</tr>
<tr>
<td>148</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>171</td>
</tr>
<tr>
<td>149</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>172</td>
</tr>
<tr>
<td>150</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>173</td>
</tr>
<tr>
<td>151</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>174</td>
</tr>
<tr>
<td>152</td>
<td>__ev_mhessfanw (registers altered by)</td>
<td>175</td>
</tr>
</tbody>
</table>
Table 153. __ev_mhoomiaaw (registers altered by) .......................... 185
Table 154. __ev_mhoomfanw (registers altered by) .......................... 186
Table 155. __ev_mhoomianw (registers altered by) .......................... 187
Table 156. __ev_mhousfaaw (registers altered by) .......................... 189
Table 157. __ev_mhousiaaw (registers altered by) .......................... 191
Table 158. __ev_mhousfanw (registers altered by) .......................... 193
Table 159. __ev_mhousianw (registers altered by) .......................... 195
Table 160. __ev_mra (registers altered by) ................................. 196
Table 161. __ev_mwhsmfaa (registers altered by) ........................... 197
Table 162. __ev_mwhsimi (registers altered by) ............................. 198
Table 163. __ev_mwhsssf (registers altered by) ............................. 200
Table 164. __ev_mwhumf (registers altered by) ............................... 201
Table 165. __ev_mwhum (registers altered by) ................................. 202
Table 166. __ev_mwlsniaaw (registers altered by) ........................... 203
Table 167. __ev_mwlsnianw (registers altered by) ........................... 204
Table 168. __ev_mwisssiaaw (registers altered by) ........................... 205
Table 169. __ev_mwisssianw (registers altered by) .......................... 206
Table 170. __ev_mwumi (registers altered by) ................................. 207
Table 171. __ev_mwulmiaaw (registers altered by) ........................... 208
Table 172. __ev_mwulmianw (registers altered by) ........................... 209
Table 173. __ev_mwusiaaw (registers altered by) ............................. 210
Table 174. __ev_mwusianw (registers altered by) ............................. 211
Table 175. __ev_mwssf (registers altered by) ................................. 212
Table 176. __ev_mwsmf (registers altered by) ................................. 212
Table 177. __ev_mwsmf (registers altered by) ................................. 213
Table 178. __ev_mwsmf (registers altered by) ................................. 214
Table 179. __ev_mwsmi (registers altered by) ................................. 215
Table 180. __ev_mwsmiaaw (registers altered by) ........................... 216
Table 181. __ev_mwsmian (registers altered by) .............................. 217
Table 182. __ev_mwssf (registers altered by) ................................. 218
Table 183. __ev_mwssfaaw (registers altered by) ............................ 220
Table 184. __ev_mwssfan (registers altered by) ............................... 222
Table 185. __ev_mwumi (registers altered by) ................................. 223
Table 186. __ev_mwumiaaw (registers altered by) ........................... 224
Table 187. __ev_mwumian (registers altered by) .............................. 225
Table 188. __ev_nand (registers altered by) ................................. 226
Table 189. __ev_neg (registers altered by) ................................. 227
Table 190. __ev_nor (registers altered by) ................................. 228
Table 191. __ev_or (registers altered by) ................................. 229
Table 192. __ev_orc (registers altered by) ................................. 230
Table 193. __ev_rlw (registers altered by) ................................. 231
Table 194. __ev_rliw (registers altered by) ................................. 232
Table 195. __ev_mrdw (registers altered by) ................................. 233
Table 196. __ev_select_eq (registers altered by) ........................... 234
Table 197. __ev_select_fs_eq (registers altered by) ......................... 235
Table 198. __ev_select_fs_gt (registers altered by) ......................... 236
Table 199. __ev_select_fs_lt (registers altered by) ......................... 237
Table 200. __ev_select_fs_tst_eq (registers altered by) .................... 238
Table 201. __ev_select_fs_tst_gt (registers altered by) .................... 239
Table 202. __ev_select_fs_tst_lt (registers altered by) .................... 240
Table 203. __ev_select_gts (registers altered by) .......................... 241
Table 204. __ev_select_gtu (registers altered by) .......................... 242
List of figures

Figure 1. Signal processing and embedded floating-point status and control register (SPEFSCR) . 19
Figure 2. Accumulator (ACC). ................................................................. 22
Figure 3. Instruction description ......................................................... 29
Figure 4. Vector absolute value (__ev_abs) ............................................. 32
Figure 5. Vector add immediate word (__ev_addiw) ................................. 33
Figure 6. Vector add signed, modulo, integer to accumulator word (ev_addsmiaaw) . 34
Figure 7. Vector add signed, saturate, integer to accumulator word (ev_addssiaaw) . 35
Figure 8. Vector add unsigned, modulo, integer to accumulator word (ev_addumiaaw) . 36
Figure 9. Vector add unsigned, saturate, integer to accumulator word (ev_addusiaaw) . 37
Figure 10. Vector add word (__ev_addw) .................................................. 38
Figure 11. Vector all equal (__ev_all_eq) .................................................. 39
Figure 12. Vector all floating-point equal (__ev_all_fs_eq) ......................... 40
Figure 13. Vector all floating-point greater than (__ev_all_fs_gt) ............... 41
Figure 14. Vector all floating-point less than (__ev_all_fs_lt) ................... 42
Figure 15. Vector all floating-point test equal (__ev_all_fs_tst_eq) ............... 43
Figure 16. Vector all floating-point test greater than (__ev_all_fs_tst_gt) .... 44
Figure 17. Vector all floating-point test less than (__ev_all_fs_tst_lt) .......... 45
Figure 18. Vector all greater than signed (__ev_all_gts) .......................... 46
Figure 19. Vector all greater than unsigned (__ev_all_gtu) ....................... 47
Figure 20. Vector all less than signed (__ev_all_lts) ............................... 48
Figure 21. Vector all less than unsigned (__ev_all_ltu) ............................ 49
Figure 22. Vector AND (__ev_and) .......................................................... 50
Figure 23. Vector AND with complement (__ev_andc) .............................. 51
Figure 24. Vector any equal (__ev_any_eq) ............................................. 52
Figure 25. Vector any floating-point equal (__ev_any_fs_eq) ....................... 53
Figure 26. Vector any floating-point greater than (__ev_any_fs_gt) ............. 54
Figure 27. Vector any floating-point less than (__ev_any_fs_lt) .................. 55
Figure 28. Vector any floating-point test equal (__ev_any_fs_tst_eq) .......... 56
Figure 29. Vector any floating-point test greater than (__ev_any_fs_tst_gt) .... 57
Figure 30. Vector any floating-point test less than (__ev_any_fs_tst_lt) ........ 58
Figure 31. Vector any greater than signed (__ev_any_gts) ......................... 59
Figure 32. Vector any greater than unsigned (__ev_any_gtu) ...................... 60
Figure 33. Vector any less than signed (__ev_any_lts) .............................. 61
Figure 34. Vector any less than unsigned (__ev_any_ltu) .......................... 62
Figure 35. Vector count leading signed bits word (__ev_cntlsw) .................. 63
Figure 36. Vector Count Leading Signed Bits Word (__ev_cntlzw) .............. 64
Figure 37. Vector divide word signed (__ev_divws) .................................... 66
Figure 38. Vector divide word unsigned (__ev_divwu) ................................ 67
Figure 39. Vector equivalent (__ev_eqv) .................................................. 68
Figure 40. Vector extend sign byte (__ev_extsb) ....................................... 69
Figure 41. Vector extend sign half word (__ev_extsh). .............................. 70
Figure 42. Vector floating-point absolute value (__ev_fsabs) ..................... 71
Figure 43. Vector floating-point add (__ev_fsadd) ..................................... 72
Figure 44. Vector convert floating-point from signed fraction (__ev_fscfsf) .... 73
Figure 45. Vector convert floating-point from signed integer (__ev_fscfsi) ... 74
Figure 46. Vector convert floating-point from unsigned fraction (__ev_fscfsuf) 75
Figure 47. Vector convert floating-point from unsigned integer (__ev_fscfsui) .. 76
Figure 48. Vector convert floating-point to signed fraction (__ev_x) .............. 77
Figure 110. Even multiply of two signed saturate fractional elements (to accumulator)  

Figure 109. Even form of vector half-word multiply (__ev_mhesmianw) ......................................................... 138

Figure 108. Even form of vector half-word multiply (__ev_mhesmiaaw) .......................................................... 137

Figure 107. Even form for vector multiply (to accumulator) (__ev_mhesmi) ...................................................... 136

Figure 106. Even form of vector half-word multiply (__ev_mhesmfanw) .......................................................... 135

Figure 105. Even form of vector half-word multiply (__ev_mhesmfaaw) .......................................................... 134

Figure 104. Even multiply of two signed modulo fractional elements (to accumulator)

Figure 103. __ev_mhegumian (even form) ........................................................................................................ 132

Figure 102. __ev_mhegumfan (even form) ........................................................................................................ 131

Figure 101. __ev_mhegumiaa (even form) ........................................................................................................ 130

Figure 144. Vector multiply half words, odd, unsigned, modulo, fractional

Figure 143. Odd form of vector half-word multiply (__ev_mhossianw) ............................................................ 181

Figure 142. Odd form of vector half-word multiply (__ev_mhossfanw) ............................................................ 179

Figure 141. Odd form of vector half-word multiply (__ev_mhossfaaw) ........................................................... 178

Figure 140. Odd form of vector half-word multiply (__ev_mhossf). .................................................................. 177

Figure 139. Vector multiply half words, odd, signed, saturate, fractional (to Accumulator) (__ev_mhosmf) ................................................................................................................................. 174

Figure 138. Odd form of vector half-word multiply (__ev_mhossf). .................................................................. 173

Figure 137. Odd form of vector half-word multiply (__ev_mhosmiaaw) .......................................................... 172

Figure 136. Vector multiply half words, odd, signed, modulo, integer (to accumulator) (__ev_mhosmi) ................................................................................................................................. 171

Figure 135. Odd form of vector half-word multiply (__ev_mhosmfanw) ........................................................... 170

Figure 134. Odd form of vector half-word multiply (__ev_mhosmf). ................................................................. 169

Figure 133. Vector multiply half words, odd, signed, modulo, fractional (to accumulator) (__ev_mhosmf) ................................................................................................................................. 168

Figure 132. __ev_mhogsmian (odd form) ......................................................................................................... 165

Figure 131. __ev_mhogumfan (odd form) ........................................................................................................ 164

Figure 130. __ev_mhogumfan (odd form) ........................................................................................................ 163

Figure 129. __ev_mhogumfaa (odd form) ........................................................................................................ 162

Figure 128. __ev_mhogsmian (odd form) ......................................................................................................... 161

Figure 127. __ev_mhogsmiaa (odd form) ......................................................................................................... 160

Figure 126. __ev_mhogsmfan (odd form) ......................................................................................................... 159

Figure 125. __ev_mhogsmfaa (odd form) ......................................................................................................... 158

Figure 124. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 182

Figure 123. Even form of vector half-word multiply (__ev_mhousfanw) .......................................................... 181

Figure 122. Even form of vector half-word multiply (__ev_mhousfaaw) .......................................................... 180

Figure 121. Even form of vector half-word multiply (__ev_mhousf). ............................................................... 179

Figure 120. Even form of vector half-word multiply (__ev_mheumfanw) .......................................................... 178

Figure 119. Even form of vector half-word multiply (__ev_mheumfanw). ......................................................... 177

Figure 118. Even form of vector half-word multiply (__ev_mheumf). ............................................................... 176

Figure 117. Even form of vector half-word multiply (__ev_mheumf). ............................................................... 175

Figure 116. Vector multiply half words, even, unsign, modulo, fractional (to accumulator) (__ev_mheumf) ................................................................................................................................. 174

Figure 115. Vector multiply half words, even, unsign, modulo, fractional (to accumulator) (__ev_mheumf) ................................................................................................................................. 173

Figure 114. Even form of vector half-word multiply (__ev_mhessf). ................................................................. 172

Figure 113. Even form of vector half-word multiply (__ev_mhessfaaw) .......................................................... 171

Figure 112. Even form of vector half-word multiply (__ev_mhessfanw) .......................................................... 170

Figure 111. Even form of vector half-word multiply (__ev_mhessf). ................................................................. 169

Figure 110. Even multiply of two signed saturate fractional elements (to accumulator)

Figure 109. Even form of vector half-word multiply (__ev_mhesmianw) .......................................................... 168

Figure 108. Even form of vector half-word multiply (__ev_mhesmiaaw) .......................................................... 167

Figure 107. Even form for vector multiply (to accumulator) (__ev_mhesmi) ...................................................... 166

Figure 106. Even form of vector half-word multiply (__ev_mhesmfanw) .......................................................... 165

Figure 105. Even form of vector half-word multiply (__ev_mhesmfaaw) .......................................................... 164

Figure 104. Even multiply of two signed modulo fractional elements (to accumulator)

Figure 103. __ev_mhegumian (even form) ........................................................................................................ 163

Figure 102. __ev_mhegumfan (even form) ........................................................................................................ 162

Figure 101. __ev_mhegumiaa (even form) ........................................................................................................ 161

Figure 150. Even form of vector half-word multiply (__ev_mheumf). ............................................................... 157

Figure 149. Even form of vector half-word multiply (__ev_mheumf). ............................................................... 156

Figure 148. Even form of vector half-word multiply (__ev_mheumf). ............................................................... 155

Figure 147. Even form of vector half-word multiply (__ev_mheusfaaw) .......................................................... 154

Figure 146. Even form of vector half-word multiply (__ev_mhessf) ................................................................. 153

Figure 145. Even form of vector half-word multiply (__ev_mhessfaaw) .......................................................... 152

Figure 144. Vector multiply half words, odd, unsigned, modulo, fractional

Figure 143. Odd form of vector half-word multiply (__ev_mhosmf). ................................................................. 151

Figure 142. Odd form of vector half-word multiply (__ev_mhosmf). ................................................................. 150

Figure 141. Odd form of vector half-word multiply (__ev_mhosmf). ................................................................. 149

Figure 140. Odd form of vector half-word multiply (__ev_mhosmf). ................................................................. 148

Figure 139. Vector multiply half words, odd, signed, modulo, fractional (to accumulator) (__ev_mhosmf) ................................................................................................................................. 147

Figure 138. Odd form of vector half-word multiply (__ev_mhosmf). ................................................................. 146

Figure 137. Odd form of vector half-word multiply (__ev_mhosmf). ................................................................. 145

Figure 136. Vector multiply half words, odd, signed, modulo, integer (to accumulator) (__ev_mhosmf) ................................................................................................................................. 144

Figure 135. Odd form of vector half-word multiply (__ev_mhosmfanw) ........................................................... 143

Figure 134. Odd form of vector half-word multiply (__ev_mhosmf). ................................................................. 142

Figure 133. Vector multiply half words, odd, signed, modulo, fractional (to accumulator) (__ev_mhosmf) ................................................................................................................................. 141

Figure 132. __ev_mhogsmian (odd form) ......................................................................................................... 140

Figure 131. __ev_mhogumfan (odd form) ........................................................................................................ 139

Figure 130. __ev_mhogumfan (odd form) ........................................................................................................ 138

Figure 129. __ev_mhogumfan (odd form) ........................................................................................................ 137

Figure 128. __ev_mhogsmian (odd form) ......................................................................................................... 136

Figure 127. __ev_mhogsmiaa (odd form) ......................................................................................................... 135

Figure 126. __ev_mhogsmfan (odd form) ......................................................................................................... 134

Figure 125. __ev_mhogsmfan (odd form) ......................................................................................................... 133

Figure 124. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 132

Figure 123. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 131

Figure 122. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 130

Figure 121. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 129

Figure 120. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 128

Figure 119. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 127

Figure 118. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 126

Figure 117. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 125

Figure 116. Vector multiply half words, even, unsign, modulo, fractional (to accumulator) (__ev_mhoumf) ................................................................................................................................. 124

Figure 115. Vector multiply half words, even, unsign, modulo, fractional (to accumulator) (__ev_mhoumf) ................................................................................................................................. 123

Figure 114. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 122

Figure 113. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 121

Figure 112. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 120

Figure 111. Even form of vector half-word multiply (__ev_mhoumf) .............................................................. 119

Figure 110. Even multiply of two signed saturate fractional elements (to accumulator)
Figure 145. Vector multiply half words, odd, unsigned, modulo, integer (to Accumulator) (_ev_mhouni) ........................................... 183
Figure 146. Odd form of vector half-word multiply (_ev_mhounfaaw) ................................................................................. 184
Figure 147. Odd form of vector half-Word multiply (_ev_mhouniaaw) .................................................................................. 185
Figure 148. Odd form of vector half-word multiply (_ev_mhounfanw) .................................................................................. 186
Figure 149. Odd form of vector half-word multiply (_ev_mhounianw) .................................................................................. 187
Figure 150. Odd form of vector half word multiply (_ev_mhousfaaw) .................................................................................... 189
Figure 151. Odd form of vector half word multiply (_ev_mhousiaaw) .................................................................................... 191
Figure 152. Odd form of vector half word multiply (_ev_mhousfanw) .................................................................................... 193
Figure 153. Odd form of vector half word multiply (_ev_mhousianw) .................................................................................... 195
Figure 154. Initialize accumulator (_ev_mra) ......................................................................................................................... 196
Figure 155. Vector multiply word high signed, modulo, fractional (to accumulator) (_ev_mwhsmf) ................................................. 197
Figure 156. Vector multiply word high signed, modulo, integer (to Accumulator) (_ev_mwhsmi) ............................................... 198
Figure 157. Vector multiply word high signed, saturate, fractional (to Accumulator)(_ev_mwhssf) ................................................ 200
Figure 158. Vector multiply word high unsigned, modulo, integer (to accumulator) (_ev_mwhumi) ............................................. 201
Figure 159. Vector multiply word high unsigned, modulo, integer (to accumulator) (_ev_mwhumi) ............................. 202
Figure 160. Vector multiply word low signed, modulo, integer and accumulate in words (_ev_mwlsmiaaw) ........................................... 203
Figure 161. Vector multiply word low signed, modulo and accumulate negative in words (_ev_mwlsmiaaw) ................................. 204
Figure 162. Vector multiply word low signed, saturate, integer and accumulate in words (_ev_mwlssiaaw) ............................... 205
Figure 163. Vector multiply word low signed, saturate, integer and accumulate negative in words (_ev_mwlssiaaw)..................... 206
Figure 164. Vector multiply word low unsigned, modulo, integer (_ev_mwlumi) ................................................................. 207
Figure 165. Vector multiply word low unsigned, modulo, integer and accumulate in words (_ev_mwlumiaaw) .......................... 208
Figure 166. Vector multiply word low unsigned, modulo, integer and accumulate negative in words (_ev_mwlumianw) ............ 209
Figure 167. Vector multiply word low unsigned, saturate, integer and accumulate in words (_ev_mwlusiaaw) ............................. 210
Figure 168. Vector multiply word low unsigned, saturate, integer and accumulate negative in words (_ev_mwlusianw) .............. 211
Figure 169. Vector multiply word signed, modulo, fractional (to Accumulator) (_ev_mwsmf) ................................................................. 212
Figure 170. Vector multiply word signed, modulo, fractional and Accumulate (_ev_mwsmf) .......................................................... 213
Figure 171. Vector multiply word signed, modulo, fractional, and accumulate Negative (_ev_mwsmfan) ................................................................. 214
Figure 172. Vector multiply word signed, modulo, integer (to Accumulator) (_ev_mwsmi) ............................................................. 215
Figure 173. Vector multiply word signed, modulo, integer and accumulate (_ev_mwsmiaaw) ......................................................... 216
Figure 174. Vector multiply word signed, modulo, integer and accumulate Negative (_ev_mwsmian) ................................................................. 217
Figure 175. Vector multiply word signed, saturate, fractional (to Accumulator) (_ev_mwssf) ............................................................. 218
Figure 176. Vector multiply word signed, saturate, fractional and accumulate (_ev_mwssf) ............................................................. 220
Figure 177. Vector multiply word signed, saturate, fractional and accumulate Negative (_ev_mwssfan) ................................................................. 222
Figure 178. Vector multiply word unsigned, modulo, integer (to Accumulator) (_ev_mwumi) .......................................................... 223
Figure 179. Vector multiply word unsigned, modulo and accumulate (_ev_mwumiaaw) ................................................................. 224
Figure 180. Vector multiply word unsigned, modulo, integer and accumulate Negative (_ev_mwumian) ................................................................. 225
Figure 181. Vector NAND (_ev_nand) ........................................................................................................................................ 226
Figure 182. Vector negate (_ev_neg) ........................................................................................................................................ 227
List of figures

Figure 183. Vector NOR (__ev_nor) .............................................................. 228
Figure 184. Vector OR (__ev_or) ............................................................... 229
Figure 185. Vector OR with complement (__ev_orc) ...................................... 230
Figure 186. Vector rotate left word (__ev_rl) ............................................. 231
Figure 187. Vector rotate left word immediate (__ev_rlwi) ............................... 232
Figure 188. Vector round word (__ev_rnw) .................................................. 233
Figure 189. Vector select equal (__ev_select_eq) ......................................... 234
Figure 190. Vector select Floating-Point equal (__ev_select_fs_eq) .................. 235
Figure 191. Vector select Floating-Point greater than (__ev_select_fs_gt) .......... 236
Figure 192. Vector select Floating-Point less than (__ev_select_fs_lt) ............. 237
Figure 193. Vector select Floating-Point test equal (__ev_select_fs tst_eq) ........ 238
Figure 194. Vector select Floating-Point test greater than (__ev_select_fs_tst_gt) 239
Figure 195. Vector select Floating-Point test less than (__ev_select_fs tst_lt) .... 240
Figure 196. Vector select greater than signed (__ev_select_gts) ...................... 241
Figure 197. Vector select greater than unsigned (__ev_select_gtu) .................. 242
Figure 198. Vector select less than signed (__ev_select_lts) ........................... 243
Figure 199. Vector select less than unsigned (__ev_select_ltu) ....................... 244
Figure 200. Vector shift left word (__ev_slw) ............................................. 245
Figure 201. Vector shift left word immediate (__ev_slwi) ............................... 246
Figure 202. Vector splat fractional immediate (__ev_splatfl) ............................ 247
Figure 203. __ev_splati sign extend ......................................................... 248
Figure 204. Vector shift right word immediate signed (__ev_srwis) .................. 249
Figure 205. Vector shift right word immediate unsigned (__ev_srwi) ................. 250
Figure 206. Vector shift right word signed (__ev_srw) .................................. 251
Figure 207. Vector shift right word unsigned (__ev_rw) .................................. 252
Figure 208. __ev_stdd results in big- and little-endian modes ....................... 253
Figure 209. __ev_stdd[x] results in Big- and Little-Endian modes .................. 254
Figure 210. __ev_stdh results in Big- and Little-Endian modes ...................... 255
Figure 211. __ev_stdhx results in Big- and Little-Endian modes ..................... 256
Figure 212. __ev_stdw results in Big- and Little-Endian modes ..................... 257
Figure 213. __ev_stdwx results in Big- and Little-Endian modes .................... 258
Figure 214. __ev_sthwe results in Big- and Little-Endian modes .................... 259
Figure 215. __ev_sthhex results in Big- and Little-Endian modes ................... 260
Figure 216. __ev_sthwo results in Big- and Little-Endian modes ................... 261
Figure 217. __ev_sthowx results in Big- and Little-Endian modes ................... 262
Figure 218. __ev_sthwe results in Big- and Little-Endian modes ................... 263
Figure 219. __ev_stwwex results in Big- and Little-Endian modes ................... 264
Figure 220. __ev_stwo results in Big- and Little-Endian modes ..................... 265
Figure 221 . __ev_stwox results in Big- and Little-Endian modes ..................... 266
Figure 222. Vector subtract signed, modulo, integer to accumulator Word (__ev_subfsmiaaw) .............................................................. 267
Figure 223. Vector subtract signed, saturate, integer to accumulator Word (__ev_subfssiaaw) .............................................................. 268
Figure 224. Vector subtract unsigned, modulo, integer to accumulator Word (__ev_subfumiaaw) .............................................................. 269
Figure 225. Vector subtract unsigned, saturate, integer to accumulator Word (__ev_subfusiaaw) .............................................................. 270
Figure 226. Vector subtract from word (__ev_subfw) .................................... 271
Figure 227. Vector subtract immediate from word (__ev_subifw) ..................... 272
Figure 228. Vector upper Equal (__ev_upper_eq) ......................................... 273
Figure 229. Vector upper Floating-Point Equal (__ev_upper_fs_eq) ................. 274
Figure 230. Vector upper Floating-Point greater than (__ev_upper_fs_gt) ........ 275
Figure 231. Vector upper Floating-Point less than (__ev_upper_fs_lt) ............. 276
Figure 232. Vector upper Floating-Point test equal (__ev_upper_fs_tst_eq) ......... 277
Figure 233. Vector upper Floating-Point test greater than (__ev_upper_fs_tst_gt) 278
Figure 234. Vector upper Floating-Point test less than (__ev_upper_fs_tst_lt) .... 279
Figure 235. Vector upper greater than signed (ev_upper_gts) .............................................. 280
Figure 236. Vector upper greater than unsigned (ev_upper_gtu) ........................................... 281
Figure 237. Vector upper less than signed (ev_upper_lts) ...................................................... 282
Figure 238. Vector upper less than unsigned (ev_upper_ltu) .................................................. 283
Figure 239. Vector XOR (ev_xor) ......................................................................................... 284
Figure 240. Big-endian word ordering ..................................................................................... 295
Figure 241. Big-endian half-word ordering .............................................................................. 295
Figure 242. Signal processing and embedded floating-point status and control register (SPEFSCR) 299
1 **Overview**

This document defines a programming model to use with the signal processing engine (SPE) auxiliary processing unit (APU). This document describes three types of programming interfaces:

- A high-level language interface that is intended for use within programming languages, such as C or C++
- An application binary interface (ABI) that defines low-level coding conventions
- An assembly language interface

1.1 **High-level language interface**

The high-level language interface enables programmers to use the SPE APU from programming languages such as C and C++, and describes fundamental data types for the SPE programming model. See *Chapter 2: High-level language interface on page 15,* for details about this interface.

1.2 **Application binary interface (ABI)**

The SPE programming model extends the existing PowerPC ABIs. The extension is independent of the endian mode. The ABI reviews the data types and register usage conventions for vector register files and describes setup of the stack frame. Save and Restore functions for the vector register are included in the ABI section to advocate uniformity of method among compilers for saving and restoring vector registers.

The *AltiVec™ Technology Programming Interface Manual,* provides the valid set of argument types for specific AltiVec operations and predicates as well as specific AltiVec instructions that are generated for that set of arguments. The AltiVec operations and predicates are organized alphabetically in *Chapter 4: Additional operations on page 295.*
2 High-level language interface

2.1 Introduction

This document defines a programming model to use with the signal processing engine (SPE) auxiliary processing unit (APU) instruction set. The purpose of the programming model is to give users the ability to write code that utilizes the APU in a high-level language, such as C or C++.

Users should not be concerned with issues such as register allocation, scheduling, and conformity to the underlying ABI, which are all associated with writing code at the assembly level.

2.2 High-level language interface

The high-level language interface for SPE is intended to accomplish the following goals:

- Provide an efficient and expressive mechanism to access SPE functionality from programming languages such as C and C++
- Define a minimal set of language extensions that unambiguously describe the intent of the programmer while minimizing the impact on existing PowerPC compilers and development tools
- Define a minimal set of library extensions that are needed to support SPE

2.2.1 Data types

Table 1 describes a set of fundamental data types that the SPE programming model introduces.

Note: The type _ev64_ stands for embedded vector of data width 64 bits.

<table>
<thead>
<tr>
<th>New C/C++ type</th>
<th>Interpretation of contents</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td><em>ev64_u16</em>_</td>
<td>4 unsigned 16-bit integers</td>
<td>0...65535</td>
</tr>
<tr>
<td><em>ev64_s16</em>_</td>
<td>4 signed 16-bit integers</td>
<td>-32768...32767</td>
</tr>
<tr>
<td><em>ev64_u32</em>_</td>
<td>2 unsigned 32-bit integers</td>
<td>0...2^{32} - 1</td>
</tr>
<tr>
<td><em>ev64_s32</em>_</td>
<td>2 signed 32-bit integers</td>
<td>-2^{31}...2^{31} - 1</td>
</tr>
<tr>
<td><em>ev64_u64</em>_</td>
<td>1 unsigned 64-bit integer</td>
<td>0...2^{64} - 1</td>
</tr>
<tr>
<td><em>ev64_s64</em>_</td>
<td>1 signed 64-bit integer</td>
<td>-2^{63}...2^{63} - 1</td>
</tr>
<tr>
<td><em>ev64_fs</em>_</td>
<td>2 floats</td>
<td>IEEE-754 single-precision values</td>
</tr>
<tr>
<td><em>ev64_opaque</em>_</td>
<td>any of the above</td>
<td>—</td>
</tr>
</tbody>
</table>

The _ev64_opaque__ data type is an opaque data type that can represent any of the specified _ev64_*__ data types. All of the _ev64_*__ data types are available to programmers.
2.2.2 Alignment

Refer to the e500 ABI for full alignment details.

Alignment of __ev64_*__ types

A defined data item of any __ev64_*__ data type in memory is always aligned on an 8-byte boundary. A pointer to any __ev64_*__ data type always points to an 8-byte boundary. The compiler is responsible for aligning any __ev64_*__ data types on an 8-byte boundary. When __ev64_*__ data is correctly aligned, a program is incorrect if it attempts to dereference a pointer to an __ev64_*__ type if the pointer does not contain an 8-byte aligned address.

In the SPE architecture, an unaligned load/store causes an alignment exception.

Alignment of aggregates and unions containing __ev64_*__ types

Aggregates (structures and arrays) and unions containing __ev64_*__ variables must be aligned on 8-byte boundaries and their internal organization must be padded, if necessary, so that each internal __ev64_*__ variable is aligned on an 8-byte boundary.

2.2.3 Extensions of C/C++ operators for the new types

Most C/C++ operators do not permit any of their arguments to be one of the __ev64_*__ types. Let 'a' and 'b' be variables of any __ev64_*__ type, and 'p' be a pointer to any __ev64_*__ type. The normal C/C++ operators are extended to include the operations in the following sections.

sizeof()

The functions sizeof(a) and sizeof(*p) return 8.

Assignment

Assignment is allowed only if both the left- and right-hand sides of an expression are the same __ev64_*__ type. For example, the expression a=b is valid and represents assignment of 'b' to 'a'. The one exception to the rule occurs when 'a' or 'b' is of type __ev64.opaque__. Let 'o' be of type __ev64.opaque__ and let 'a' be of any __ev64_*__ type.

The assignments a=o and o=a are allowed and have implicit casts. Otherwise, the expression is invalid, and the compiler must signal an error.

Address operator

The operation &a is valid if 'a' is an __ev64_*__ type. The result of the operation is a pointer to 'a'.

Pointer arithmetic

The usual pointer arithmetic can be performed on p. In particular, p+1 is a pointer to the next __ev64_*__ element after p.

Pointer dereferencing

If 'p' is a pointer to an __ev64_*__ type, *p implies either a 64-bit SPE load from the address, equivalent to the intrinsic __ev_ldd(p,0), or a 64-bit SPE store to that address,
equivalent to the intrinsic __ev_stdd(p,0). Dereferencing a pointer to a non-__ev64_* type
produces the standard behavior of either a load or a copy of the corresponding type.

Alignment of __ev64_* types on page 16, describes unaligned accesses.

Type casting

Pointers to __ev64_* and existing types may be cast back and forth to each other. Casting
a pointer to an __ev64_* type represents an (unchecked) assertion that the address is 8-byte aligned.

Casting from an integral type to a pointer to an __ev64_* type is allowed.

For example:
__ev64_u16__ *a = (__ev64_u16__ *) 0x48;

Casting between __ev64_* types and existing types is not allowed.

Casting between __ev64_* types and pointers to existing types is not allowed.

The behaviors expected from such casting are provided instead of using intrinsics.

The intrinsics provide the ability to extract existing data types out of __ev64_* variables as
well as the ability to insert into and/or create __ev64_* variables from existing data types.
Normal C casts provide casts from one __ev64_* type to another.

An implicit cast is performed when going to __ev64_opaque__ from any other __ev64_* type. An implicit cast occurs when going from __ev64_opaque__ to any other __ev64_* type. The implicit casts that occur when going between __ev64_opaque__ and any other
__ev64_* type also apply to pointers of type __ev64_opaque__. When casting between
any two __ev64_* types not including __ev64_opaque__, an explicit cast is required.

When casting between pointers to any two __ev64_* types not including
__ev64_opaque__, an explicit cast is required. No cast or promotion performs a conversion;
the bit pattern of the result is the same as the bit pattern of the argument that is cast.

2.2.4 New operators

New operators are introduced to construct __ev64_* values and allow full access to the
functionality that the SPE architecture provides.

__ev64_* Initialization and literals

The __ev64_opaque__ type is the only __ev64_* type that cannot be initialized. The
remaining __ev64_* types can be initialized using the C99 array initialization syntax. Each
type is treated as an array of the specified data contents of the appropriate size. The
following code exemplifies the initialization of these types:
__ev64_u16__ a = { 0, 1, 2, 3 };
__ev64_s16__ b = { -1, -2, -3, 4 };
__ev64_u32__ c = { 3, 4 };
__ev64_s32__ d = { -2, 4 };
__ev64_u64__ e = { 17 };
__ev64_s64__ f = { 23 };
__ev64_fs__ g = { 2.4, -3.2 };

C = __ev_addw(a, (__ev64_s16__) [2,1,5,2]);
New operators representing SPE operations

New operators are introduced to allow full access to the functionality that the SPE architecture provides. Language structures that parse like function calls represent these operators in the programming language.

The names associated with these operations are all prefixed with "__ev__". The appearance of one of these forms can indicate one of the following:

- A specific SPE operation, like __ev_addw(__ev64_opaque__ a, __ev64_opaque__ b)
- A predicate computed from a SPE operation, like __ev_all_eq(__ev64_opaque__ a, __ev64_opaque__ b)
- Creation, insertion, extraction of __ev64_opaque__ values

Each operator representing an SPE operation takes a list of arguments representing the input operands (in the order in which they are shown in the architecture specification) and returns a result that could be void. The programming model restricts the operand types that are permitted for each SPE operation. Predicate intrinsics handle comparison operations in the SPE programming model.

Each compare operation has the following predicate intrinsics associated with it:

- _any_
- _all_
- _upper_
- _lower_
- _select_

Each predicate returns an integer (0/1) with the result of the compare. The compiler allocates a CR field for use in the comparison and to optimize conditional statements.

2.2.5 Programming interface

This document does not prohibit or require an implementation to provide any set of include files to provide access to the intrinsics. If an implementation requires that an include file be used before the use of the intrinsics described in this document, that file should be <spe.h>.

This document does require that prototypes for the additional library routines described are accessible by means of the include file <spe.h>. If an implementation should provide a __SPE__, define it with a nonzero value. That definition should not occur in the <spe.h> header file.
3 SPE operations

This chapter describes the following instructions:

- All instructions in the e500 core complex, including numerous instructions that Book E does not define.
- Book E instructions that are defined for 32-bit implementations, including many instructions that are not implemented on the e500 core complex.

3.1 Signal processing engine (SPE) APU registers

The SPE includes the following two registers:

- The signal processing and embedded floating-point status and control register (SPEFSCR), which is described in Chapter 3.1.1.
- A 64-bit accumulator, which is described in Chapter 3.1.2.

3.1.1 Signal processing and embedded floating-point status and control register (SPEFSCR)

The SPEFSCR, which is shown in Figure 1, is used for status and control of SPE instructions.

Figure 1. Signal processing and embedded floating-point status and control register (SPEFSCR)
Table 2. **SPEFSCR field descriptions**

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>SOVH</td>
<td>Summary integer overflow high, which is set whenever an instruction other than <code>mtspr</code> sets OVH. SOVH remains set until a <code>mtspr[SPEFSCR]</code> clears it.</td>
</tr>
<tr>
<td>33</td>
<td>OVH</td>
<td>Integer overflow high. An overflow occurred in the upper half of the register while executing a SPE integer instruction.</td>
</tr>
<tr>
<td>34</td>
<td>FGH</td>
<td>Embedded floating-point guard bit high. Floating-point guard bit from the upper half. The value is undefined if the processor takes a floating-point exception caused by input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>35</td>
<td>FXH</td>
<td>Embedded floating-point sticky bit high. Floating bit from the upper half. The value is undefined if the processor takes a floating-point exception caused by input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>36</td>
<td>FINVH</td>
<td>Embedded floating-point invalid operation error high. Set when an input value on the high side is a NaN, Inf, or Denorm. Also set on a divide if both the dividend and divisor are zero.</td>
</tr>
<tr>
<td>37</td>
<td>FDBZH</td>
<td>Embedded floating-point divide by zero error high. Set if the dividend is non-zero and the divisor is zero.</td>
</tr>
<tr>
<td>38</td>
<td>FUNFH</td>
<td>Embedded floating-point underflow error high</td>
</tr>
<tr>
<td>39</td>
<td>FOVFH</td>
<td>Embedded floating-point overflow error high</td>
</tr>
<tr>
<td>40–41</td>
<td>—</td>
<td>Reserved and should be cleared</td>
</tr>
<tr>
<td>42</td>
<td>FINXS</td>
<td>Embedded floating-point inexact sticky. FINXS = FINXS</td>
</tr>
<tr>
<td>43</td>
<td>FINVS</td>
<td>Embedded floating-point invalid operation sticky. Location for software to use when implementing true IEEE floating-point.</td>
</tr>
<tr>
<td>44</td>
<td>FDBZS</td>
<td>Embedded floating-point divide by zero sticky. FDBZS = FDBZS</td>
</tr>
<tr>
<td>45</td>
<td>FUNFS</td>
<td>Embedded floating-point underflow sticky. Storage location for software to use when implementing true IEEE floating-point.</td>
</tr>
<tr>
<td>46</td>
<td>FOVFS</td>
<td>Embedded floating-point overflow sticky. Storage location for software to use when implementing true IEEE floating-point.</td>
</tr>
<tr>
<td>47</td>
<td>MODE</td>
<td>Embedded floating-point mode (read-only on e500)</td>
</tr>
<tr>
<td>48</td>
<td>SOV</td>
<td>Integer summary overflow. Set whenever an SPE instruction other than <code>mtspr</code> sets OV. SOV remains set until <code>mtspr[SPEFSCR]</code> clears it.</td>
</tr>
<tr>
<td>49</td>
<td>OV</td>
<td>Integer overflow. An overflow occurred in the lower half of the register while a SPE integer instruction was executed.</td>
</tr>
<tr>
<td>50</td>
<td>FG</td>
<td>Embedded floating-point guard bit. Floating-point guard bit from the lower half. The value is undefined if the processor takes a floating-point exception caused by input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>51</td>
<td>FX</td>
<td>Embedded floating-point sticky bit. Floating bit from the lower half. The value is undefined if the processor takes a floating-point exception caused by input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>52</td>
<td>FINV</td>
<td>Embedded floating-point invalid operation error. Set when an input value on the high side is a NaN, Inf, or Denorm. Also set on a divide if both the dividend and divisor are zero.</td>
</tr>
<tr>
<td>53</td>
<td>FDBZ</td>
<td>Embedded floating-point divide by zero error. Set if the dividend is non-zero and the divisor is zero.</td>
</tr>
<tr>
<td>54</td>
<td>FUNF</td>
<td>Embedded floating-point underflow error</td>
</tr>
</tbody>
</table>
Table 2. SPEFSCR field descriptions (continued)

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>55</td>
<td>FOVF</td>
<td>Embedded floating-point overflow error</td>
</tr>
<tr>
<td>56</td>
<td>—</td>
<td>Reserved and should be cleared</td>
</tr>
<tr>
<td>57</td>
<td>FINXE</td>
<td>Embedded floating-point inexact enable</td>
</tr>
<tr>
<td>58</td>
<td>FINVE</td>
<td>Embedded floating-point invalid operation/input error exception enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Exception disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if a floating-point instruction sets FINV or FINVH.</td>
</tr>
<tr>
<td>59</td>
<td>FDBZE</td>
<td>Embedded floating-point divide-by-zero exception enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Exception disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if a floating-point instruction sets FDBZ or FDBZH.</td>
</tr>
<tr>
<td>60</td>
<td>FUNFE</td>
<td>Embedded floating-point underflow exception enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Exception disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if a floating-point instruction sets FUNF or FUNFH.</td>
</tr>
<tr>
<td>61</td>
<td>FOVFE</td>
<td>Embedded floating-point overflow exception enable</td>
</tr>
<tr>
<td></td>
<td></td>
<td>0: Exception disabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1: Exception enabled</td>
</tr>
<tr>
<td></td>
<td></td>
<td>If the exception is enabled, a floating-point data exception is taken if a floating-point instruction sets FOVF or FOVFH.</td>
</tr>
<tr>
<td>62–63</td>
<td>FRMC</td>
<td>Embedded floating-point rounding mode control</td>
</tr>
<tr>
<td></td>
<td></td>
<td>00: Round to nearest</td>
</tr>
<tr>
<td></td>
<td></td>
<td>01: Round toward zero</td>
</tr>
<tr>
<td></td>
<td></td>
<td>10: Round toward +infinity</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11: Round toward –infinity</td>
</tr>
</tbody>
</table>

3.1.2 Accumulator (ACC)

The 64-bit architectural accumulator register shown in Figure 2 holds the results of multiply accumulate (MAC) forms of SPE integer instructions. The ACC allows back-to-back execution of dependent MAC instructions that are in inner loops of DSP code such as FIR filters. The ACC is partially visible to the programmer; its results need not be read explicitly to be used. Instead, the results are always copied into a 64-bit destination GPR specified by the instruction. The ACC, however, must be explicitly cleared when starting a new MAC loop. Depending on the instruction type, the ACC can hold either a 64-bit value or a vector of two 32-bit elements.

The Initialize Accumulator instruction (evmra), which is described in the Instruction Set chapter of Programmer’s reference manual for Book E processors, initializes the ACC.
### Figure 2. Accumulator (ACC)

<table>
<thead>
<tr>
<th>Field</th>
<th>Upper-word</th>
<th>Lower-word</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset</td>
<td>All zeros</td>
<td>R/W</td>
</tr>
</tbody>
</table>

### Table 3. ACC field descriptions

<table>
<thead>
<tr>
<th>Bits</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0–31</td>
<td>Upper word</td>
<td>Holds the upper-word accumulate value for SPE multiply with accumulate instructions</td>
</tr>
<tr>
<td>32–63</td>
<td>Lower word</td>
<td>Holds the lower-word accumulate value for SPE multiply with accumulate instructions</td>
</tr>
</tbody>
</table>

### 3.2 Notation

*Table 4* shows definitions and notation that appear throughout this document.

#### Table 4. Notation conventions

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>$X_p$</td>
<td>Bit $p$ of register/field $X$</td>
</tr>
<tr>
<td>$X_{p,q}$</td>
<td>Bits $p$ through $q$ of register/field $X$</td>
</tr>
<tr>
<td>$X_{p,q,\ldots}$</td>
<td>Bits $p, q,\ldots$ of register/field $X$</td>
</tr>
<tr>
<td>$\neg X$</td>
<td>The ones complement of the contents of $X$</td>
</tr>
<tr>
<td>$\text{Field } i$</td>
<td>Bits $4 \times i$ through $4 \times i + 3$ of a register</td>
</tr>
<tr>
<td>$\cdot$</td>
<td>As the last character of an instruction mnemonic, this character indicates that the instruction records status information in certain fields of the condition register as a side effect of execution, as described in the Register Model chapter of <em>EREF: Programmer's reference manual for Book E processors</em>.</td>
</tr>
<tr>
<td>$||$</td>
<td>Describes the concatenation of two values. For example, $010 | 111$ is the same as $010111$.</td>
</tr>
<tr>
<td>$x^n$</td>
<td>$x$ raised to the $n$th power.</td>
</tr>
<tr>
<td>$n_X$</td>
<td>Replication of $x$, $n$ times (i.e., $x$ concatenated to itself $n-1$ times). $n_0$ and $n_1$ are special cases: $n_0$ means a field of $n$ bits with each bit equal to 0. Thus, $10_0$ is equivalent to $0b0_0000$. $n_1$ means a field of $n$ bits with each bit equal to 1. Thus, $11_1$ is equivalent to $0b1_1111$.</td>
</tr>
<tr>
<td>$/ , // , /// ,$</td>
<td>Reserved field in an instruction or in a register. Each bit and field in instructions, in status and control registers (such as the XER), and in SPRs is defined, allocated, or reserved.</td>
</tr>
</tbody>
</table>

### 3.3 Instruction fields

*Table 5* describes instruction fields.
Table 5. Instruction field descriptions

<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
</table>
| AA (30) | Absolute address bit.  
            | 0: The immediate field represents an address relative to the current instruction address.  
            | For I-form branch instructions, the effective address of the branch target is the sum  
            | 320 || (CIA+EXTS(LI||0b00))32–63.  
            | For B-form branch instructions, the effective address of the branch target is the sum  
            | 320 || (CIA+EXTS(BD||0b00))32–63.  
            | For I-form branch extended instructions, the effective address of the branch target is the sum CIA+EXTS(LI||0b00).  
            | For B-form branch extended instructions, the effective address of the branch target is the sum CIA+EXTS(BD||0b00).  
            | 1: The immediate field represents an absolute address.  
            | For I-form branch instructions, the effective address of the branch target is the value  
            | 320 || EXTS(LI||0b00)32–63.  
            | For B-form branch instructions, the effective address of the branch target is the value  
            | 320 || EXTS(BD||0b00)32–63.  
            | For I-form branch extended instructions, the effective address of the branch target is the value EXTS(LI||0b00).  
<pre><code>        | For B-form branch extended instructions, the effective address of the branch target is the value EXTS(BD||0b00). |
</code></pre>
<p>| crbA (11–15) | Specifies a condition register bit to be used as a source |
| crbB (16–20) | Specifies a condition register bit to be used as a source |
| crbD (16–29) | Immediate field specifying a 14-bit signed two's complement branch displacement that is concatenated on the right with 0b00 and sign-extended to 64 bits. |
| crfD (6–8) | Specifies a CR field to be used as a target |
| crFS (11–13) | Specifies a CR field to be used as a source |
| BI (11–15) | Specifies a condition register bit to be used as the condition of a branch conditional instruction |
| BO (6–10) | Specifies options for branch conditional instructions |
| crbD (6–10) | Specifies a CR bit for use as a target |
| CT (6–10) | Cache touch instructions (dcbt, dcbtst, and icbt) use this field to specify the target portion of the cache facility to place the prefetched data or instructions. This field is implementation-dependent. |
| D (16–31) | Immediate field that specifies a 16-bit signed two's complement integer that is sign-extended to 64 bits |
| DE (16–27) | Immediate field that specifies a 12-bit signed two's complement integer that is sign-extended to 64 bits |
| DES (16–27) | Immediate field that specifies a 12-bit signed two's complement integer that is concatenated on the right with 0b00 and sign-extended to 64 bits |</p>
<table>
<thead>
<tr>
<th>Field</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>E (15)</td>
<td>Immediate field that specifies a 1-bit value that \texttt{wrteei} uses to place in MSR[EE] (external input enable bit)</td>
</tr>
<tr>
<td>CRM (12–19)</td>
<td>Field mask that identifies the condition register fields that the \texttt{mtcrf} instruction updates</td>
</tr>
<tr>
<td>LI (6–29)</td>
<td>Immediate field that specifies a 24-bit signed two's complement integer that is concatenated on the right with 0b00 and sign-extended to 64 bits</td>
</tr>
<tr>
<td>LK (31)</td>
<td>Link bit that indicates whether the link register (LR) is set. 0: Do not set the LR. 1: Set the LR. The sum of the value 4 and the address of the branch instruction is placed into the LR.</td>
</tr>
<tr>
<td>MB (21–25) and ME (26–30)</td>
<td>Fields that M-form rotate instructions use to specify a 64-bit mask consisting of 1s from bit MB+32 through bit ME+32 inclusive and 0s elsewhere</td>
</tr>
<tr>
<td>mb (26</td>
<td></td>
</tr>
<tr>
<td>me (26</td>
<td></td>
</tr>
<tr>
<td>MO (6–10)</td>
<td>Specifies the subset of memory accesses that a Memory Barrier instruction (\texttt{mbar}) ordered</td>
</tr>
<tr>
<td>NB (16–20)</td>
<td>Specifies the number of bytes to move in an immediate Move Assist instruction</td>
</tr>
<tr>
<td>OPCD (0–5)</td>
<td>Primary opcode field</td>
</tr>
<tr>
<td>rA (11–15)</td>
<td>Specifies a GPR to be used as a source or as a target</td>
</tr>
<tr>
<td>rB (16–20)</td>
<td>Specifies a GPR to be used as a source</td>
</tr>
<tr>
<td>Rc (31)</td>
<td>Record bit. 0: Do not alter the condition register. 1: Set condition register field 0 or field 1.</td>
</tr>
<tr>
<td>RS (6–10)</td>
<td>Specifies a GPR to be used as a source</td>
</tr>
<tr>
<td>rD (6–10)</td>
<td>Specifies a GPR to be used as a target</td>
</tr>
<tr>
<td>SH (16–20)</td>
<td>Specifies a shift amount in Rotate Word Immediate and Shift Word Immediate instructions</td>
</tr>
<tr>
<td>sh (30</td>
<td></td>
</tr>
<tr>
<td>SIMM (16–31)</td>
<td>Immediate field that specifies a 16-bit signed integer</td>
</tr>
<tr>
<td>SPRN (16–20)</td>
<td>Specifies an SPR for \texttt{mtspr} and \texttt{mfspr} instructions</td>
</tr>
<tr>
<td>TO (6–10)</td>
<td>Specifies the conditions on which to trap</td>
</tr>
<tr>
<td>UIMM (16–31)</td>
<td>Immediate field that specifies a 16-bit unsigned integer</td>
</tr>
<tr>
<td>WS (18–20)</td>
<td>Specifies a word in the TLB entry that is being accessed</td>
</tr>
</tbody>
</table>
### 3.4 Description of instruction operation

A series of statements that use a semi-formal language at the register transfer level (RTL) describes the operation of most instructions. RTL uses the general notation that is shown in Table 4 and Table 5 and conventions that are specific to RTL, shown in Table 6. Figure 3 on page 29 gives an example. Some of this notation is used in the formal descriptions of instructions.

The RTL descriptions cover the normal execution of the instruction, except that the standard settings of the condition register, integer exception register, floating-point status, and control register are not always shown. (Nonstandard setting of these registers, such as the setting of the condition register field 0 by the `stwcx` instruction, is shown.) The RTL descriptions do not cover all cases in which the interrupt may be invoked, or for which the results are boundedly undefined, and may not cover all invalid forms.

RTL descriptions specify the architectural transformation that the execution of an instruction performs. They do not imply any particular implementation.

#### Table 6. RTL notation

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>←</td>
<td>Assignment</td>
</tr>
<tr>
<td>←₁</td>
<td>Assignment in which the data may be reformatted in the target location</td>
</tr>
<tr>
<td>¬</td>
<td>NOT logical operator (one’s complement)</td>
</tr>
<tr>
<td>+</td>
<td>Two’s complement addition</td>
</tr>
<tr>
<td>−</td>
<td>Two’s complement subtraction, unary minus</td>
</tr>
<tr>
<td>×</td>
<td>Multiplication</td>
</tr>
<tr>
<td>÷</td>
<td>Division (yielding quotient)</td>
</tr>
<tr>
<td>+dp</td>
<td>Floating-point addition, result rounded to double-precision</td>
</tr>
<tr>
<td>−dp</td>
<td>Floating-point subtraction, result rounded to double-precision</td>
</tr>
<tr>
<td>×dp</td>
<td>Floating-point multiplication, product rounded to double-precision</td>
</tr>
<tr>
<td>÷dp</td>
<td>Floating-point division quotient, rounded to double-precision</td>
</tr>
<tr>
<td>+sp</td>
<td>Floating-point addition, result rounded to single-precision</td>
</tr>
<tr>
<td>−sp</td>
<td>Floating-point subtraction, result rounded to single-precision</td>
</tr>
<tr>
<td>×sf</td>
<td>Signed fractional multiplication</td>
</tr>
<tr>
<td>×si</td>
<td>Signed integer multiplication</td>
</tr>
<tr>
<td>×sp</td>
<td>Floating-point multiplication, result rounded to single-precision</td>
</tr>
<tr>
<td>÷sp</td>
<td>Floating-point division, result rounded to single-precision</td>
</tr>
<tr>
<td>×fp</td>
<td>Floating-point multiplication to infinite precision (no rounding)</td>
</tr>
<tr>
<td>×ui</td>
<td>Unsigned integer multiplication</td>
</tr>
<tr>
<td>FPSquareRoot-Double(x)</td>
<td>Floating-point ( \sqrt{x} ), result rounded to double-precision</td>
</tr>
<tr>
<td>FPSquareRoot-Single(x)</td>
<td>Floating-point ( \sqrt{x} ), result rounded to single-precision</td>
</tr>
<tr>
<td>FPReciprocal-Estimate(x)</td>
<td>Floating-point estimate of ( \frac{1}{x} )</td>
</tr>
</tbody>
</table>
Table 6. RTL notation (continued)

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPReciprocal-SquareRoot-Estimate(x)</td>
<td>Floating-point estimate of (\frac{1}{\sqrt{x}})</td>
</tr>
<tr>
<td>Allocate-DataCache-Block(x)</td>
<td>If the block containing the byte addressed by (x) does not exist in the data cache, allocate a block in the data cache and set the contents of the block to 0.</td>
</tr>
<tr>
<td>Flush-DataCache-Block(x)</td>
<td>If the block containing the byte addressed by (x) exists in the data cache and is dirty, the block is written to main memory and is removed from the data cache.</td>
</tr>
<tr>
<td>Invalidate-DataCache-Block(x)</td>
<td>If the block containing the byte addressed by (x) exists in the data cache, the block is removed from the data cache.</td>
</tr>
<tr>
<td>Store-DataCache-Block(x)</td>
<td>If the block containing the byte addressed by (x) exists the data cache and is dirty, the block is written to main memory but may remain in the data cache.</td>
</tr>
<tr>
<td>Prefetch-DataCache-Block(x,y)</td>
<td>If the block containing the byte addressed by (x) does not exist in the portion of the data cache specified by (y), the block in memory is copied into the data cache.</td>
</tr>
<tr>
<td>Prefetch-ForStore-DataCache-Block(x,y)</td>
<td>If the block containing the byte addressed by (x) does not exist in the portion of the data cache specified by (y), the block in memory is copied into the data cache and made exclusive to the processor that is executing the instruction.</td>
</tr>
<tr>
<td>ZeroDataCache-Block(x)</td>
<td>The contents of the block containing the byte addressed by (x) in the data cache is cleared.</td>
</tr>
<tr>
<td>Invalidate-Instruction-CacheBlock(x)</td>
<td>If the block containing the byte addressed by (x) is in the instruction cache, the block is removed from the instruction cache.</td>
</tr>
<tr>
<td>Prefetch-Instruction-CacheBlock(x,y)</td>
<td>If the block containing the byte addressed by (x) does not exist in the portion of the instruction cache specified by (y), the block in memory is copied into the instruction cache.</td>
</tr>
<tr>
<td>(=), (\neq)</td>
<td>Equal to, Not Equal to relations</td>
</tr>
<tr>
<td>(&lt;), (\leq), (&gt;), (\geq)</td>
<td>Signed comparison relations</td>
</tr>
<tr>
<td>(&lt;_u), (&gt;_u)</td>
<td>Unsigned comparison relations</td>
</tr>
<tr>
<td>(?)</td>
<td>Unordered comparison relation</td>
</tr>
<tr>
<td>&amp;,</td>
<td>AND, OR logical operators</td>
</tr>
<tr>
<td>(\oplus, \equiv)</td>
<td>Exclusive OR, Equivalence logical operators (((a=b) = (a \oplus \neg b)))</td>
</tr>
<tr>
<td>ABS(x)</td>
<td>Absolute value of (x)</td>
</tr>
<tr>
<td>APID(x)</td>
<td>Returns an implementation-dependent information on the presence and status of the auxiliary processing extensions specified by (x)</td>
</tr>
<tr>
<td>CEIL(x)</td>
<td>Least integer (\geq x)</td>
</tr>
<tr>
<td>CnvtfP32ToI32Sat(fp,) signed,upper,lower,round,fractional)</td>
<td>Converts a 32 bit floating point number to a 32 bit integer if possible, otherwise it saturates.</td>
</tr>
</tbody>
</table>
Table 6. RTL notation (continued)

<table>
<thead>
<tr>
<th>Notation</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cnvtl32ToFP32Sat (v, signed, upper, lower,</td>
<td>Converts a 32 bit integer to a 32 bit floating point number if possible, otherwise it saturates.</td>
</tr>
<tr>
<td>fractional)</td>
<td></td>
</tr>
<tr>
<td>EXTS(x)</td>
<td>Result of extending x on the left with signed bits</td>
</tr>
<tr>
<td>EXTZ(x)</td>
<td>Result of extending x on the left with zeros</td>
</tr>
<tr>
<td>GPR(x)</td>
<td>General purpose register x</td>
</tr>
<tr>
<td>MASK(x, y)</td>
<td>Mask that has ones in bit positions x through y (wrapping if x&gt;y) and zeros elsewhere</td>
</tr>
<tr>
<td>MEM(x, 1)</td>
<td>Contents of the byte of memory located at address x</td>
</tr>
<tr>
<td>MEM(x, y) (for y={2,4,8})</td>
<td>Contents of y bytes of memory starting at address x. If big-endian memory, the byte at address x is the MSB and the byte at address x+y−1 is the LSB of the value being accessed. If little-endian memory, the byte at address x is the LSB and the byte at address x+y−1 is the MSB of the value being accessed.</td>
</tr>
<tr>
<td>MOD(x, y)</td>
<td>Modulo y of x (remainder of x divided by y)</td>
</tr>
<tr>
<td>ROTL32(x, y)</td>
<td>Result of rotating the value x left y positions, where x is 32 bits long</td>
</tr>
<tr>
<td>SINGLE(x)</td>
<td>Result of converting x from floating-point double format to floating-point single format</td>
</tr>
<tr>
<td>SPREG(x)</td>
<td>Special-purpose register x</td>
</tr>
<tr>
<td>TRAP</td>
<td>Invoke a trap-type program interrupt</td>
</tr>
<tr>
<td>characterization</td>
<td>Reference to setting status bits in a standard way that is explained in the text</td>
</tr>
<tr>
<td>undefined</td>
<td>Undefined value that may vary between implementations and between different executions on the same implementation</td>
</tr>
<tr>
<td>CIA</td>
<td>Current instruction address, which is the address of the instruction that is described in RTL. Used by relative branches to set the next instruction address (NIA) and by branch instructions with LK=1 to set the LR. CIA does not correspond to any architected register.</td>
</tr>
<tr>
<td>NIA</td>
<td>Next instruction address, and the address of the next instruction to be executed. For a successful branch, the next instruction address is the branch target address: in RTL, indicated by assigning a value to NIA. For other instructions that cause non-sequential instruction fetching, the RTL is similar. For instructions that do not branch, and do not otherwise cause instruction fetching to be non-sequential, the next instruction address is CIA+4. NIA does not correspond to any architected register.</td>
</tr>
<tr>
<td>if … then … else …</td>
<td>Conditional execution indenting shows range; else is optional.</td>
</tr>
<tr>
<td>do</td>
<td>Do loop, indenting shows range. ‘To’ and/or ‘by’ clauses specify incrementing an iteration variable, and a ‘while’ clause gives termination conditions.</td>
</tr>
<tr>
<td>leave</td>
<td>Leave innermost do loop, or do loop described in leave statement</td>
</tr>
</tbody>
</table>
Table 7 summarizes precedence rules for RTL operators. Operators that are higher in the table are applied before those that are lower in the table. Operators at the same level in the table associate from left to right, from right to left, or not at all, as shown. (For example, the – operator associates from left to right, so a–b–c = (a–b)–c.) Using parentheses can increase clarity or override the evaluation order that the table implies; parenthesized expressions are evaluated before serving as parameters.

### Table 7. Operator precedence

<table>
<thead>
<tr>
<th>Operators</th>
<th>Associativity</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subscript, function evaluation</td>
<td>Left to right</td>
</tr>
<tr>
<td>Pre-superscript (replication), post-superscript (exponentiation)</td>
<td>Right to left</td>
</tr>
<tr>
<td>unary –, ¬</td>
<td>Right to left</td>
</tr>
<tr>
<td>×, ÷</td>
<td>Left to right</td>
</tr>
<tr>
<td>+, –</td>
<td>Left to right</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>=, ≠, &lt;, ≤, &gt;, ≥, ≥u, ≤u, ≥u, ?</td>
<td>Left to right</td>
</tr>
<tr>
<td>&amp;, ⊕, =</td>
<td>Left to right</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>: (range)</td>
<td>None</td>
</tr>
<tr>
<td>←</td>
<td>None</td>
</tr>
</tbody>
</table>

### 3.5 Intrinsics

The rest of this chapter describes individual instructions, which are listed in alphabetical order by mnemonic. Figure 3 shows the format for instruction description pages.
3.5.1 Intrinsic definitions

For saturation, left shifts, and bit reversal, the pseudo RTL is provided here to more accurately describe those functions that are referenced in the instruction pseudo RTL.

### Saturation

SATURATE(overflow, carry, saturated_underflow, saturated_overflow, value)

```plaintext
if overflow then
    if carry then
        return saturated_underflow
    else
        return saturated_overflow
else
    return value
```

---

**Figure 3. Instruction description**

- **User/Supervisor access**
- **Architecture**
- **Instruction mnemonic**
- **Instruction name**
- **Instruction syntax**
- **RTL description of instruction operation**
- **Text description of instruction operation**
- **Instruction encoding**
- **Registers altered by instruction**

---

**_ev_addsmiaaw**

Vector Add Signed, Modulo, Integer to Accumulator Word

```cpp
d = _ev_addsmiaaw (a)
d0:31 " ACC0:31 + a0:31
d32:63 " ACC32:63 + a32:63
// update accumulator
ACC0:63 " d0:63
```

Each word element in A is added to the corresponding element in the accumulator. The sum is placed into the corresponding parameter d word and into the accumulator.

Other registers altered: ACC

---

**Figure 8. Vector Add Signed, Modulo, Integer to Accu Word (_ev_addsmiaaw)**

---

**Figure 8. _ev_addsmiaaw (registers altered by)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evaddsmiaaw d,a</td>
</tr>
</tbody>
</table>
**Shift**

\[ \text{SL}(\text{value}, \text{cnt}) \]

if \( \text{cnt} > 31 \) then
    return 0
else
    return (value \ll \text{cnt})

**Bit reverse**

\[ \text{BITREVERSE}(\text{value}) \]

result \( \leftarrow 0 \)
mask \( \leftarrow 1 \)
shift \( \leftarrow 31 \)
cnt \( \leftarrow 32 \)
while \( \text{cnt} > 0 \) then do
    t \( \leftarrow \text{data} \& \text{mask} \)
    if \( \text{shift} \geq 0 \) then
        result \( \leftarrow (t \ll \text{shift}) \mid \text{result} \)
    else
        result \( \leftarrow (t \gg -\text{shift}) \mid \text{result} \)
    cnt \( \leftarrow \text{cnt} - 1 \)
    shift \( \leftarrow \text{shift} - 2 \)
    mask \( \leftarrow \text{mask} \ll 1 \)
return result
**__brinc**

Bit reversed increment

\[ d = __\text{brinc}(a, b) \]

\[ n \leftarrow \text{MASKBITS} \quad // \text{Imp dependent \# of mask bits} \]

\[ \text{mask} \leftarrow a^{64-63:63} \quad // \text{Least sig. n bits of register} \]

\[ \text{temp0} \leftarrow a^{64-n:63} \]

\[ \text{temp1} \leftarrow \text{bitreverse}(1 + \text{bitreverse}(a \mid (-\text{mask}))) \]

\[ d \leftarrow a^{0:63-n} || (d \& \text{mask}) \]

**__brinc** provides a way for software to access FFT data in a bit-reversed manner. Parameter a contains the index into a buffer that contains data on which FFT is to be performed. Parameter b contains a mask that allows the index to be updated with bit-reversed addressing. Typically this instruction precedes a load with index instruction; for example,

**brinc r2, r3, r4**

**lhax r8, r5, r2**

Parameter b contains a bit-mask that is based on the number of points in an FFT. To access a buffer containing n byte sized data that is to be accessed with bit-reversed addressing, the mask has \( \log_2 n \) 1s in the least significant bit positions and 0s in the remaining most significant bit positions. If, however, the data size is a multiple of a half word or a word, the mask is constructed so that the 1s are shifted left by \( \log_2 \) (size of the data) and 0s are placed in the least significant bit positions. Table 8 shows example values of masks for different data sizes and number of data.

**Table 8. Data samples and sizes**

<table>
<thead>
<tr>
<th>Number of data samples</th>
<th>Byte</th>
<th>Half word</th>
<th>Word</th>
<th>Double word</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>000...0000111</td>
<td>000...00001110</td>
<td>000...000011100</td>
<td>000...0000111000</td>
</tr>
<tr>
<td>16</td>
<td>000...0001111</td>
<td>000...00011110</td>
<td>000...000111100</td>
<td>000...0001111000</td>
</tr>
<tr>
<td>32</td>
<td>000...0111111</td>
<td>000...01111110</td>
<td>000...011111100</td>
<td>000...0111111000</td>
</tr>
<tr>
<td>64</td>
<td>000...0111111</td>
<td>000...01111110</td>
<td>000...011111100</td>
<td>000...0111111000</td>
</tr>
</tbody>
</table>

**Table 9. __brinc (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>uint32_t</td>
<td></td>
<td></td>
<td>__brinc d,a,b</td>
</tr>
</tbody>
</table>

Architecture Note: An implementation can restrict the number of bits specified in a mask. The number of bits in a mask may not exceed 32.

Architecture Note: This instruction only modifies the lower 32 bits of the destination register in 32-bit implementations. For 64-bit implementations in 32-bit mode, the contents of the upper 32 bits of the destination register are undefined.

Architecture Note: Execution of __brinc does not cause SPE Unavailable exceptions, regardless of the state of MSRSPE.
__ev_abs

Vector Absolute Value

d = __ev_abs(a)

d_{0:31} ← ABS (a_{0:31})
d_{32:63} ← ABS (a_{32:63})

The absolute value of each element of a parameter is placed in the corresponding elements of parameter d. An absolute value of 0x8000_0000 (most negative number) returns 0x8000_0000. No overflow is detected.

Figure 4. Vector absolute value (__ev_abs)

Table 10. __ev_abs (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evabs d,a</td>
</tr>
</tbody>
</table>
__ev_addiw

Vector Add Immediate Word

d = __ev_addiw (a,b)

d_{0:31} ← a_{0:31} + EXTZ (b) // Modulo sum

d_{32:63} ← a_{32:63} + EXTZ (b) // Modulo sum

Parameter b is zero-extended and added to both the high and low elements of parameter a and the results are placed in the parameter d.

Note: The same value is added to both elements of the register.

Figure 5. Vector add immediate word (__ev_addiw)

Table 11. __ev_addiw (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned literal</td>
<td>evaddiw d,a,b</td>
<td></td>
</tr>
</tbody>
</table>
Vector Add Signed, Modulo, Integer to Accumulator Word

\[ d = \text{__ev_addsmiaaw} \left( a \right) \]

// high
\[ d_{0:31} \leftarrow ACC_{0:31} + a_{0:31} \// \text{low} \]
\[ d_{32:63} \leftarrow ACC_{32:63} + a_{32:63} \]
// update accumulator
\[ ACC_{0:63} \leftarrow d_{0:63} \]

Each word element in parameter \( a \) is added to the corresponding element in the accumulator and the results are placed in parameter \( d \) and into the accumulator.

Other registers altered: ACC

Figure 6. Vector add signed, modulo, integer to accumulator word (__ev_addsmiaaw)

Table 12. __ev_addsmiaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evaddsmiaaw d,a</td>
</tr>
</tbody>
</table>
Vector Add Signed, Saturate, Integer to Accumulator Word

\[
d = \_\text{ev\_addssiaaw}\ (a)
\]

// high
\[
temp_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{0:31}) + \text{EXTS}(a_{0:31})
\]
\[
\text{ovh} \leftarrow temp_{31} \oplus temp_{32}
\]
\[
d_{0:31} \leftarrow \text{SATURATE}(\text{ovh}, \text{temp}_{31}, 0x80000000, 0x7fffffff, \text{temp}_{32:63})
\]

// low
\[
temp_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{32:63}) + \text{EXTS}(a_{32:63})
\]
\[
\text{ovl} \leftarrow temp_{31} \oplus temp_{32}
\]
\[
d_{32:63} \leftarrow \text{SATURATE}(\text{ovl}, \text{temp}_{31}, 0x80000000, 0x7fffffff, \text{temp}_{32:63})
\]

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

\[
\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh}
\]
\[
\text{SPEFSCR}_{\text{OV}} \leftarrow \text{ovl}
\]
\[
\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} | \text{ovh}
\]
\[
\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} | \text{ovl}
\]

Each signed integer word element in parameter \(a\) is sign-extended and added to the corresponding sign-extended element in the accumulator, saturating if overflow or underflow occurs, and the results are placed in parameter \(d\) and the accumulator. Any overflow or underflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC

Figure 7. Vector add signed, saturate, integer to accumulator word (ev\_addssiaaw)

Table 13. _ev\_addssiaaw (registers altered by).

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64Opaque</td>
<td>_ev64Opaque</td>
<td>evaddssiaaw d,a</td>
</tr>
</tbody>
</table>
__ev_addumiaaw

Vector Add Unsigned, Modulo, Integer to Accumulator Word

\[ d = \text{__ev_addumiaaw} (a) \]

\[
\begin{align*}
  d_{0:31} & \leftarrow \text{ACC}_{0:31} + a_{0:31} \\
  d_{32:63} & \leftarrow \text{ACC}_{32:63} + a_{32:63} \\
  \text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

Each unsigned integer word element in the parameter \( a \) is added to the corresponding element in the accumulator and the results are placed in the parameter \( d \) and the accumulator.

Other registers altered: ACC

Figure 8. Vector add unsigned, modulo, integer to accumulator word (ev_addumiaaw)

<table>
<thead>
<tr>
<th>Table 14. __ev_addumiaaw (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td>( d )</td>
</tr>
<tr>
<td>___ev64_opaque</td>
</tr>
</tbody>
</table>
__ev_addusiaaw

Vector Add Unsigned, Saturate, Integer to Accumulator Word

d = __ev_addusiaaw (a)

// high
temp0:63 ← EXTZ(ACC0:31) + EXTZ(a0:31)
ovh ← temp31
d0:31 ← SATURATE(ovh, temp31, 0xffffffff, 0xffffffff, temp32:63)

// low
temp0:63 ← EXTZ(ACC32:63) + EXTZ(a32:63)
ovl ← temp31
d32:63 ← SATURATE(oval, temp31, 0xffffffff, 0xffffffff, temp32:63)

ACC0:63 ← d0:63
SPEFSCR_OVH ← ovh
SPEFSCR_OV ← oval
SPEFSCR_GOVH ← SPEFSCR_GOVH | ovh
SPEFSCR_GOV ← SPEFSCR_GOV | oval

Each unsigned integer word element in parameter a is zero-extended and added to the corresponding zero-extended element in the accumulator, saturating if overflow occurs, and the results are placed in parameter d and the accumulator. Any overflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC

Figure 9. Vector add unsigned, saturate, integer to accumulator word (ev_addusiaaw)

Table 15. __ev_addusiaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evaddusiaaw d,a</td>
</tr>
</tbody>
</table>
**__ev_addw**

Vector Add Word

\[ d = __ev_addw(a, b) \]

\[ d_{0:31} \leftarrow a_{0:31} + b_{0:31} // \text{Modulo sum} \]

\[ d_{32:63} \leftarrow a_{32:63} + b_{32:63} // \text{Modulo sum} \]

The corresponding elements of parameters a and b are added, and the results are placed in parameter d. The sum is a modulo sum.

**Figure 10. Vector add word (**__ev_addw**)**

**Table 16. __ev_addw (registers altered by).**

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maps to</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evaddw d,a,b</td>
</tr>
</tbody>
</table>
__ev_all_eq

Vector All Equal

d = __ev_all_eq(a,b)

if ( a_{0:31} = b_{0:31}) & (a_{32:63} = b_{32:63}) then d ← true
else d ← false

This intrinsic returns true if both the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b and the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

Figure 11. Vector all equal (__ev_all_eq)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpeq x,a,b</td>
</tr>
</tbody>
</table>
__ev_all_fs_eq

Vector All Floating-Point Equal

d = __ev_all_fs_eq(a, b)

if ( (a_{0:31} = b_{0:31}) \& (a_{32:63} = b_{32:63})) then d \leftarrow \text{true}
else d \leftarrow \text{false}

This intrinsic returns true if both the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b and the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

Figure 12. Vector all floating-point equal (__ev_all_fs_eq)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmplt x,a,b</td>
</tr>
</tbody>
</table>
 Vector All Floating-Point Greater Than

\[ d = \text{__ev_all_fs_gt}(a, b) \]

\[
\text{if} \ (a_{0:31} > b_{0:31}) \ \& \ (a_{32:63} > b_{32:63}) \ \text{then} \ d \leftarrow \text{true} \\
\text{else} \ d \leftarrow \text{false}
\]

This intrinsic returns true if both the upper 32 bits of parameter \( a \) are greater than the upper 32 bits of parameter \( b \) and the lower 32 bits of parameter \( a \) are greater than the lower 32 bits of parameter \( b \).

Figure 13. Vector all floating-point greater than (\text{__ev_all_fs_gt})

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpgt x,a,b</td>
</tr>
</tbody>
</table>
_ev_all_fs_lt

Vector All Floating-Point Less Than

\[ d = \_ev\_all\_fs\_lt(a,b) \]

if \((a_{0:31} < b_{0:31}) \& (a_{32:63} < b_{32:63})\) then \(d \leftarrow true\)
else \(d \leftarrow false\)

This intrinsic returns true if both the upper 32 bits of parameter a are less than the upper 32 bits of parameter b, and the lower 32 bits of parameter a are less than the lower 32 bits of parameter b.

Figure 14. Vector all floating-point less than (_ev_all_fs_lt)

| Table 20. _ev_all_fs_lt (registers altered by). |
|-----------------|----------------|----------------|------------------|
| d               | a              | b              | Maps to          |
| _Bool           | _ev64_opaque  | _ev64_opaque  | evfscmplt x,a,b  |
Vector All Floating-Point Test Equal

\[ d = \text{__ev_all_fs_tst_eq}(a, b) \]

\[
\text{if } \left( (a_{0:31} = \text{unsigned } b_{0:31}) \& (a_{32:63} = \text{unsigned } b_{32:63}) \right) \text{ then } d \leftarrow \text{true}
\]

\[ \text{else } d \leftarrow \text{false} \]

This intrinsic returns true if both the upper 32 bits of parameter \( a \) are equal to the upper 32 bits of parameter \( b \), and the lower 32 bits of parameter \( a \) are equal to the lower 32 bits of parameter \( b \). This intrinsic differs from \( \text{__ev_all_fs_eq} \) because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \( \text{__ev_all_fs_eq} \) instead.

Figure 15. Vector all floating-point test equal (\( \text{__ev_all_fs_tst_eq} \))

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststeq x,a,b</td>
</tr>
</tbody>
</table>
__ev_all_fs_tst_gt

Vector All Floating-Point Test Greater Than

\[ d = \text{__ev_all_fs_tst_gt}(a, b) \]

\[
\begin{array}{c}
\text{if } ((a_{0:31} > b_{0:31}) \& (a_{32:63} > b_{32:63})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\end{array}
\]

This intrinsic returns true if both the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b and the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b. This intrinsic differs from __ev_all_fs_gt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_all_fs_gt instead.

Figure 16. Vector all floating-point test greater than (__ev_all_fs_tst_gt)

Table 22. __ev_all_fs_tst_gt (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststgt x,a,b</td>
</tr>
</tbody>
</table>
__ev_all_fs_tst_lt

Vector All Floating-Point Test Less Than

\[
d = \_\_ev\_all\_fs\_tst\_lt(a, b)
\]

\[
\text{if } \left( (a_{0:31} < b_{0:31}) \& (a_{32:63} < b_{32:63}) \right) \text{ then } d \leftarrow \text{true}
\]

\[
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if both the upper 32 bits of parameter a are less than the upper 32 bits of parameter b and the lower 32 bits of parameter a are less than the lower 32 bits of parameter b. This intrinsic differs from __ev_all_fs_lt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_all_fs_lt instead.

Figure 17. Vector all floating-point test less than (__ev_all_fs_tst_lt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfstslt x,a,b</td>
</tr>
</tbody>
</table>
Vector All Greater Than Signed

\[ d = \text{__ev_all_gts}(a, b) \]

\[
\text{if (}(a_{0:31} \text{>_signed} b_{0:31}) \& (a_{32:63} \text{>_signed} b_{32:63})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if both the upper 32 bits of parameter \(a\) are greater than the upper 32 bits of parameter \(b\) and the lower 32 bits of parameter \(a\) are greater than the lower 32 bits of parameter \(b\).

Figure 18. Vector all greater than signed (\texttt{__ev_all_gts})

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{evcmpgts _a,_b}</td>
</tr>
</tbody>
</table>

Table 24. \texttt{__ev_all_gts} (registers altered by).
Vector All Elements Greater Than Unsigned

\[
d = \text{__ev_all_gtu}(a, b)
\]

\[
\text{if } ((a_{0:31} > \text{unsigned } b_{0:31}) \land (a_{32:63} > \text{unsigned } b_{32:63})) \text{ then } d \leftarrow \text{true}
\]

\[
\text{else } a \leftarrow \text{false}
\]

This intrinsic returns true if both the upper 32 bits of parameter \(a\) are greater than the upper 32 bits of parameter \(b\) and the lower 32 bits of parameter \(a\) are greater than the lower 32 bits of parameter \(b\).

**Figure 19.** Vector all greater than unsigned (__ev_all_gtu)

**Table 25.** __ev_all_gtu (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgtu x,a,b</td>
<td></td>
</tr>
</tbody>
</table>
__ev_all_lts

Vector All Elements Less Than Signed

\[ d = \text{__ev_all_lts}(a, b) \]

\[
\text{if } ( (a_{0:31} <_{\text{signed}} b_{0:31}) \& (a_{32:63} <_{\text{signed}} b_{32:63})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if both the upper 32 bits of parameter `a` are less than the upper 32 bits of parameter `b` and the lower 32 bits of parameter `a` are less than the lower 32 bits of parameter `b`.

**Figure 20. Vector all less than signed (__ev_all_lts)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpmts x,a,b</td>
</tr>
</tbody>
</table>
## __ev_all_ltu

Vector All Elements Less Than Unsigned

\[ d = \_ev\_all\_ltu(a,b) \]
\[
\text{if } ((a_{0:31} < \text{unsigned } b_{0:31}) \land (a_{32:63} < \text{unsigned } b_{32:63})) \text{ then } d \leftarrow \text{true}
\]
\[
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if both the upper 32 bits of parameter \( a \) are less than the upper 32 bits of parameter \( b \) and the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \).

**Figure 21. Vector all less than unsigned (**__ev_all_ltu**)**

**Table 27. **__ev_all_ltu** (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpltu x,a,b</td>
</tr>
</tbody>
</table>
__ev_and

Vector AND

\[ d = \text{__ev\_and}(a,b) \]

\[ d_{0:31} \leftarrow a_{0:31} \& b_{0:31} // \text{Bitwise AND} \]

\[ d_{32:63} \leftarrow a_{32:63} \& b_{32:63} // \text{Bitwise AND} \]

The corresponding elements of parameters a and b are ANDed bitwise, and the results are placed in the corresponding element of parameter d.

Figure 22. Vector AND (__ev\_and)

Table 28. __ev\_and (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evand d,a,b</td>
</tr>
</tbody>
</table>
__ev_andc

Vector AND with Complement

\[ d = __ev_andc(a,b) \]

\[ d_{0:31} \leftarrow a_{0:31} \& (\neg b_{0:31}) \] // Bitwise ANDC
\[ d_{32:63} \leftarrow a_{32:63} \& (\neg b_{32:63}) \] // Bitwise ANDC

The word elements of parameter a and are ANDeD bitwise with the complement of the corresponding elements of parameter b. The results are placed in the corresponding element of parameter d.

Figure 23. Vector AND with complement (__ev_andc)

Table 29. __ev_andc (registers altered by).

<table>
<thead>
<tr>
<th>Maps to</th>
<th>d</th>
<th>a</th>
<th>b</th>
</tr>
</thead>
<tbody>
<tr>
<td>evandc d,a,b</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>
Vector Any Equal

\[ d = \text{__ev\_any\_eq}(a, b) \]

if \((a_{0:31} = b_{0:31}) \lor (a_{32:63} = b_{32:63})\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if either the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b or the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

Figure 24. Vector any equal (__ev\_any\_eq)

| Table 30. __ev\_any\_eq (registers altered by). |
|---|---|---|---|
| d | a | b | Maps to |
| _Bool | __ev64_opaque | __ev64_opaque | evcmpeq x,a,b |
Vector Any Floating-Point Equal

\[ d = \_ev\_any\_fs\_eq(a, b) \]

\[
\text{if } ( (a_{0:31} = b_{0:31}) | (a_{32:63} = b_{32:63}) ) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b or the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b.

Figure 25. Vector any floating-point equal (\_ev\_any\_fs\_eq)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfscmpeq x,a,b</td>
</tr>
</tbody>
</table>
\_ev\_any\_fs\_gt

Vector Any Floating-Point Greater Than

\[ d = \text{\_ev\_any\_fs\_gt}(a, b) \]

\[ \text{if } (a_{0:31} > b_{0:31}) \text{ or } (a_{32:63} > b_{32:63}) \text{ then } d \leftarrow \text{true} \]

\[ \text{else } d \leftarrow \text{false} \]

This intrinsic returns true if either the upper 32 bits of parameter \( a \) are greater than the upper 32 bits of parameter \( b \) or the lower 32 bits of parameter \( a \) are greater than the lower 32 bits of parameter \( b \).

**Figure 26. Vector any floating-point greater than (\_ev\_any\_fs\_gt)**

**Table 32. \_ev\_any\_fs\_gt (registers altered by).**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfscmpgt x,a,b</td>
</tr>
</tbody>
</table>
__ev_any_fs_lt

Vector Any Floating-Point Less Than

\[ d = \text{__ev}\_any\_fs\_lt(a,b) \]

\[
\text{if } ((a_{0:31} < b_{0:31}) \mid (a_{32:63} < b_{32:63})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter a are less than the upper 32 bits of parameter b or the lower 32 bits of parameter a are less than the lower 32 bits of parameter b.

Figure 27. Vector any floating-point less than (__ev_any_fs_lt)

Table 33. __ev_any_fs_lt (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmplt x,a,b</td>
</tr>
</tbody>
</table>
Vector Any Floating-Point Test Equal

d = __ev_any_fs_tst_eq(a, b)
if \((a_{0:31} = b_{0:31}) \text{ or } (a_{32:63} = b_{32:63})\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if either the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b or the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b. This intrinsic differs from \(\text{__ev\_any\_fs\_eq}\) because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \(\text{__ev\_any\_fs\_eq}\) instead.

Figure 28. Vector any floating-point test equal (\(\text{__ev\_any\_fs\_tst\_eq}\))

Table 34. \(\text{__ev\_any\_fs\_tst\_eq}\) (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststeq x,a,b</td>
</tr>
</tbody>
</table>
**__ev_any_fs_tst_gt**

Vector Any Floating-Point Test Greater Than

\[ d = \text{__ev}_\text{any}_\text{fs}_\text{tst}_\text{gt}(a, b) \]

\[
\text{if} \ ( (a_{0:31} > b_{0:31}) \ | \ (a_{32:63} > b_{2:63})) \ \text{then} \ d \leftarrow \text{true} \\
\text{else} \ d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter a are greater than the upper 32 bits of parameter b or the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b. This intrinsic differs from __ev_any_fs_gt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_any_fs_gt instead.

**Figure 29. Vector any floating-point test greater than (__ev_any_fs_tst_gt)**

**Table 35. __ev_any_fs_tst_gt (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststgt x,a,b</td>
</tr>
</tbody>
</table>
__ev_any_fs_tst_lt

Vector Any Floating-Point Test Less Than

\[ d = \text{__ev}\_\text{any}\_\text{fs}\_\text{tst}\_\text{lt}(a,b) \]

\[ \text{if } ( (a_{0:31} < b_{0:31}) \text{ } \text{||} \text{ } (a_{32:63} < b_{32:63}) ) \text{ } \text{then} \text{ } d \leftarrow \text{true} \]
\[ \text{else } d \leftarrow \text{false} \]

This intrinsic returns true if either the upper 32 bits of parameter \( a \) are less than the upper 32 bits of parameter \( b \) or the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \). This intrinsic differs from \text{__ev}\_\text{any}\_\text{fs}\_\text{lt} because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \text{__ev}\_\text{any}\_\text{fs}\_\text{lt} instead.

Figure 30. Vector any floating-point test less than (__ev\_any\_fs\_tst\_lt)

Table 36. __ev\_any\_fs\_tst\_lt (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfstslt x,a,b</td>
</tr>
</tbody>
</table>
__ev_any_gts

Vector AND with Complement

\[ d = \text{__ev\_any\_gts}(a,b) \]

\[
\text{if } ((a_{0:31} >_{\text{signed}} b_{0:31}) \mid (a_{32:63} >_{\text{signed}} b_{32:63})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter \( a \) are greater than the upper 32 bits of parameter \( b \) or the lower 32 bits of parameter \( a \) are greater than the lower 32 bits of parameter \( b \).

Figure 31. Vector any greater than signed (__ev\_any\_gts)

Table 37. __ev\_any\_gts (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgts x,a,b</td>
</tr>
</tbody>
</table>
__ev_any_gtu

Vector Any Element Greater Than Unsigned

\[
d = \text{__ev\_any\_gtu}(a, b)
\]

if \((a_{0:31} > \text{unsigned } b_{0:31}) \lor (a_{32:63} > \text{unsigned } b_{32:63})\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if either the upper 32 bits of parameters \(a\) are greater than the upper 32 bits of parameter \(b\) or the lower 32 bits of parameter \(a\) are greater than the lower 32 bits of parameter \(b\).

Figure 32. Vector any greater than unsigned (__ev\_any\_gtu)

![Diagram showing the operation of __ev_any_gtu](image)

Table 38. __ev_any_gtu (registers altered by).

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgtu x,a,b</td>
</tr>
</tbody>
</table>
__ev_any_lts

Vector Any Element Less Than Signed

\[ d = \text{__ev}_\text{any}_\text{_lts}(a,b) \]

\[ \text{if } \left( (a_{0:31} \text{ < signed } b_{0:31}) \lor (a_{32:63} \text{ < signed } b_{32:63}) \right) \text{ then } d \leftarrow \text{true} \]

\[ \text{else } d \leftarrow \text{false} \]

This intrinsic returns true if either the upper 32 bits of parameter \(a\) are less than the upper 32 bits of parameter \(b\) or the lower 32 bits of parameter \(a\) are less than the lower 32 bits of parameter \(b\).

**Figure 33. Vector any less than signed(__ev_any_lts)**

**Table 39. __ev_any_lts (registers altered by).**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmplts x,a,b</td>
</tr>
</tbody>
</table>
__ev_any_ltu

Vector Any Element Less Than Unsigned

\[ d = \text{__ev\_any\_ltu}(a, b) \]

\[
\text{if (} (a_{0:31} <\text{unsigned} \ b_{0:31}) \text{ | } (a_{32:63} <\text{unsigned} \ b_{32:63})) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if either the upper 32 bits of parameter \( a \) are less than the upper 32 bits of parameter \( b \) or the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \).

**Figure 34. Vector any less than unsigned (__ev\_any\_ltu)**

**Table 40. __ev\_any\_ltu (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpltu x,a,b</td>
</tr>
</tbody>
</table>
__ev_cntlsw

Vector Count Leading Signed Bits Word

\( d = \text{__ev_cntlsw}(a) \)

The leading signed bits in each element of parameter \( a \) are counted, and the count is placed into each element of parameter \( d \).

\texttt{evcntlz}w is used for unsigned parameters; \texttt{evcntlsw} is used for signed parameters.

Figure 35. Vector count leading signed bits word (__ev_cntlsw)

<table>
<thead>
<tr>
<th>Table 41. __ev_cntlsw (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td>( d )</td>
</tr>
<tr>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>
__ev_cntlzw

Vector Count Leading Zeros Word

\[ d = \text{__ev_cntlzw}(a) \]

The leading zero bits in each element of parameter \( a \) are counted, and the respective count is placed into each element of parameter \( d \).

Figure 36. Vector Count Leading Signed Bits Word (__ev_cntlzw)

Table 42. __ev_cntlzw (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcntlzw d,a</td>
</tr>
</tbody>
</table>
__ev_divws

Vector Divide Word Signed

d = __ev_divws (a,b)
    dividendh ← a0:31
    dividendl ← a32:63
    divisorh ← b0:31
    divisorl ← b32:63
    d0:31 ← dividendh ÷ divisorh
    d32:63 ← dividendl ÷ divisorl
    ovh ← 0
    ovl ← 0
    if ((dividendh < 0) & (divisorh = 0)) then
        d0:31 ← 0x80000000
        ovh ← 1
    else if ((dividendh >= 0) & (divisorh = 0)) then
        d0:31 ← 0x7FFFFFFF
        ovh ← 1
    else if ((dividendh = 0x80000000) & (divisorh = 0xFFFF_FFFF))
        ovh ← 1
        then
            d0:31 ← 0x7FFFFFFF
            if ((dividendl < 0) & (divisorl = 0)) then
                d32:63 ← 0x80000000
                ovl ← 1
            else if ((dividendl >= 0) & (divisorl = 0)) then
                d32:63 ← 0x7FFFFFFF
                ovl ← 1
            else if ((dividendl = 0x80000000) & (divisorl = 0xFFFF_FFFF))
                then
                    d32:63 ← 0x7FFFFFFF
                    ovl ← 1
                    SPEFSCR.ovh ← ovh
                    SPEFSCR.ov ← ovl
                    SPEFSCR.ovh ← SPEFSCR.ovh | ovh
                    SPEFSCR.ov ← SPEFSCR.ov | ovl
                    then
                        SPEFSCR.ovh ← ovh
                        SPEFSCR.ov ← ovl
                        SPEFSCR.ovh ← SPEFSCR.ovh | ovh
                        SPEFSCR.ov ← SPEFSCR.ov | ovl
                        The two dividends are the two elements of the contents of parameter a. The two divisors are the two elements of the contents of parameter b. The resulting two 32-bit quotients on each element are placed into parameter d. The remainders are not supplied. Parameters and quotients are interpreted as signed integers. If overflow, underflow, or divide by zero occurs, the overflow and summary overflow SPEFSCR bits are set. Note that any overflow indication is always set as a side effect of this instruction. No form is defined that disables the setting of the overflow bits. In case of overflow, a saturated value is delivered into the destination register.
Figure 37. Vector divide word signed (__ev_divws)

Table 43. __ev_divws (registered altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evdivws d,a,b</td>
</tr>
</tbody>
</table>
**__ev_divwu**

Vector Divide Word Unsigned

\[
d = __\text{ev\_divwu} (a, b)
\]

\[
dividendh \leftarrow a_{0:31}
\]

\[
dividendl \leftarrow a_{32:63}
\]

\[
divisorh \leftarrow b_{0:31}
\]

\[
divisorl \leftarrow b_{32:63}
\]

\[
d_{0:31} \leftarrow dividendh \div divisorh
\]

\[
d_{32:63} \leftarrow dividendl \div divisorl
\]

\[
\text{ovh} \leftarrow 0
\]

\[
\text{ovl} \leftarrow 0
\]

if \((\text{divisorh} = 0)\) then

\[
d_{0:31} = 0xFFFFFFF
\]

\[
\text{ovh} \leftarrow 1
\]

if \((\text{divisorl} = 0)\) then

\[
d_{32:63} = 0xFFFFFFF
\]

\[
\text{ovl} \leftarrow 1
\]

\[
\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh}
\]

\[
\text{SPEFSCR}_{\text{OV}} \leftarrow \text{ovl}
\]

\[
\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{ovh}
\]

\[
\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{ovl}
\]

The two dividends are the two elements of the contents of parameter \(a\). The two divisors are the two elements of the contents of parameter \(b\). Two 32-bit quotients are formed as a result of the division on each of the high and low elements and the quotients are placed into parameter \(d\). Remainders are not supplied. Parameters and quotients are interpreted as unsigned integers. If a divide by zero occurs, the overflow and summary overflow SPEFSCR bits are set. Note that any overflow indication is always set as a side effect of this instruction. No form is defined that disables the setting of the overflow bits. In case of overflow, a saturated value is delivered into the destination register.

**Figure 38. Vector divide word unsigned (__ev_divwu)**

**Table 44. __ev_divwu (registers altered by).**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evdivwu (d,a,b)</td>
</tr>
</tbody>
</table>
Vector Equivalent

d = __ev_eqv (a, b)

d_{0:31} ← a_{0:31} \equiv b_{0:31} \quad // \quad \text{Bitwise XNOR}
d_{32:63} ← a_{32:63} \equiv b_{32:63} \quad // \quad \text{Bitwise XNOR}

The corresponding elements of parameters a and b are XNORed bitwise, and the results are placed in the parameter d.

**Figure 39. Vector equivalent (**__ev_eqv**)**

![Diagram of vector equivalent]

**Table 45. __ev_eqv (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>eveqv d,a,b</td>
</tr>
</tbody>
</table>
___ev_extsb

Vector Extend Sign Byte

\[ d = \text{__ev_extsb} (a) \]

\[ d_{0:31} \leftarrow \text{EXTS}(a_{24:31}) \]
\[ d_{32:63} \leftarrow \text{EXTS}(a_{56:63}) \]

The signs of the byte in each of the elements in parameter \( a \) are extended, and the results are placed in the parameter \( d \).

**Figure 40. Vector extend sign byte (**__ev_extsb**)**

<table>
<thead>
<tr>
<th>0</th>
<th>23</th>
<th>24</th>
<th>31</th>
<th>32</th>
<th>55</th>
<th>56</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td>s</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>s</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sssss_sssss_sssss_sssss_sssss_sssss</td>
<td>s</td>
<td></td>
<td>sssss_sssss_sssss_sssss_sssss_sssss_sssss</td>
<td>s</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evextsb d,a</td>
</tr>
</tbody>
</table>
_ev_extsh

Vector Extend Sign Half Word

d = __ev_extsh (a)

d_{0:31} ← EXTS(a_{16:31})
d_{32:63} ← EXTS(a_{48:63})

The signs of the half words in each of the elements in parameter a are extended, and the results are placed into parameter d.

Figure 41. Vector extend sign half word (_ev_extsh)

Table 47. __ev_extsh (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evextsh d,a</td>
</tr>
</tbody>
</table>
__ev_fsabs

Vector Floating-Point Absolute Value

\[ d = \text{__ev_fsabs} (a) \]

\[
\begin{align*}
  d_{0:31} & \leftarrow 0b0 || a_{1:31} \\
  d_{32:63} & \leftarrow 0b0 || a_{33:63}
\end{align*}
\]

The signed bits of each element of parameter a are cleared, and the result is placed into parameter d. No exceptions are taken during the execution of this instruction.

Figure 42. Vector floating-point absolute value (__ev_fsabs)

Table 48. __ev_fsabs (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtsabs d,a</td>
</tr>
</tbody>
</table>
__ev_fsadd

Vector Floating-Point Add

\[ d = \text{__ev_fsadd}(a,b) \]

\[ d_{0:31} \leftarrow a_{0:31} + sp \times b_{0:31} \]

\[ d_{32:63} \leftarrow a_{32:63} + sp \times b_{32:63} \]

The single-precision floating-point value of each element of parameter \( a \) is added to the corresponding element in parameter \( b \), and the results are placed in parameter \( d \).

If an overflow condition is detected or the contents of parameters \( a \) or \( b \) are NaN or Infinity, the result is an appropriately signed maximum floating-point value.

If an underflow condition is detected, the result is an appropriately signed floating-point 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of \( rA \) or \( rB \) are +inf, -inf, Denorm, or NaN
- FOFV, FOFVH if an overflow occurs
- FUNF, FUNFH if an underflow occurs
- FINXS, FG, FGH, FX, FXH if the result is inexact or overflow occurred and overflow exceptions are disabled

**Figure 43. Vector floating-point add (__ev_fsadd)**

**Table 49. __ev_fsadd (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfsadd d,a,b</td>
</tr>
</tbody>
</table>
Vector Convert Floating-Point from Signed Fraction

\[ d = \_\text{ev\_fscfsf} \left( a \right) \]

\[ d_{0:31} \leftarrow \text{CnvtI32ToFP32Sat} \left( a_{0:31}, \text{SIGN}, \text{UPPER}, F \right) \]

\[ d_{32:63} \leftarrow \text{CnvtI32ToFP32Sat} \left( a_{32:63}, \text{SIGN}, \text{LOWER}, F \right) \]

The signed fractional values in each element of parameter \( a \) are converted to the nearest single-precision floating-point value using the current rounding mode and placed in parameter \( d \).

The following status bits are set in the SPEFSCR:
- \( \text{FINXS}, \text{FG}, \text{FGH}, \text{FX}, \text{FXH} \) if the result is inexact

**Figure 44. Vector convert floating-point from signed fraction (\_ev\_fscfsf)**

**Table 50. \_ev\_fscfsf (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evtscfsf d,a</td>
</tr>
</tbody>
</table>
__ev_fscfsi

Vector Convert Floating-Point from Signed Integer

\[ d = \text{__ev_fscfsi}(a) \]

\[ d_{0:31} \leftarrow \text{CnvtSI32ToFP32Sat}(a_{0:31}, \text{SIGN, UPPER, I}) \]

\[ d_{32:63} \leftarrow \text{CnvtSI32ToFP32Sat}(a_{32:63}, \text{SIGN, LOWER, I}) \]

The signed integer values in each element in parameter \( a \) are converted to the nearest single-precision floating-point value using the current rounding mode and placed in parameter \( d \).

The following status bits are set in the SPEFSCR:

FINXS, FG, FGH, FX, FXH if the result is inexact

Figure 45. Vector convert floating-point from signed integer (__ev_fscfsi)

Table 51. __ev_fscfsi (registers altered by).

<table>
<thead>
<tr>
<th>Maps to</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtscfsi d,a</td>
</tr>
</tbody>
</table>
__ev_fscfuf

Vector Convert Floating-Point from Unsigned Fraction

\[ d = \text{__ev_fscfuf}(a) \]

\[ d_{0:31} \leftarrow \text{CnvtI32ToFP32Sat}(a_{0:31}, \text{UNSIGN}, \text{UPPER}, F) \]

\[ d_{32:63} \leftarrow \text{CnvtI32ToFP32Sat}(a_{32:63}, \text{UNSIGN}, \text{LOWER}, F) \]

The unsigned fractional values in each element of parameter a are converted to the nearest single-precision floating-point value using the current rounding mode and placed in parameter d.

The following status bits are set in the SPEFSCR:

- FINXS, FG, FX if the result is inexact

Figure 46. Vector convert floating-point from unsigned fraction (__ev_fscfuf)

<table>
<thead>
<tr>
<th>Table 52. __ev_fscfuf (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
</tr>
<tr>
<td>---</td>
</tr>
<tr>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>
**__ev_fscfui**

Vector Convert Floating-Point from Unsigned Integer

\[
d = __ev_fscfui (a)
\]
\[
d_{0:31} \leftarrow \text{CnvtI32ToF32Sat} (a_{0:31}, \text{UNSIGN}, \text{UPPER}, I)
\]
\[
d_{32:63} \leftarrow \text{CnvtI32ToF32Sat} (a_{32:63}, \text{UNSIGN}, \text{LOWER}, I)
\]

The unsigned integer value in each element of parameter `a` are converted to the nearest single-precision floating-point value using the current rounding mode and placed in parameter `d`.

The following status bits are set in the SPEFSCR:
- FINXS, FG, FGH, FX, FXH if the result is inexact

---

**Table 53. __ev_fscfui (registers altered by).**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>d</code></td>
<td><code>a</code></td>
<td><code>evtscfui d,a</code></td>
</tr>
<tr>
<td><code>__ev64_opaque</code></td>
<td><code>__ev64_opaque</code></td>
<td></td>
</tr>
</tbody>
</table>
Vector Convert Floating-Point to Signed Fraction

\[ d = \text{__ev_fsctsf} (a) \]

\[ d_{0:31} \leftarrow \text{CnvtFP32ToISat}(a_{0:31}, \text{SIGN, UPPER, \text{ROUND, F}}) \]

\[ d_{32:63} \leftarrow \text{CnvtFP32ToISat}(a_{32:63}, \text{SIGN, LOWER, \text{ROUND, F}}) \]

The single-precision floating-point value in each element of parameter \( a \) is converted to a signed fraction using the current rounding mode and the results are placed in parameter \( d \). The result saturates if it cannot be represented in a 32-bit fraction. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \( a \) are +inf, -inf, Denorm, or NaN or parameter \( a \) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

**Figure 48. Vector convert floating-point to signed fraction (\texttt{__ev_x})**

**Table 54. \texttt{__ev_fsctsf} (registers altered by).**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{ev64_opaque}</td>
<td>\texttt{ev64_opaque}</td>
<td>\texttt{evtsctsf d,a}</td>
</tr>
</tbody>
</table>
__ev_fsctsi

Vector Convert Floating-Point to Signed Integer

\[ d = \text{__ev_fsctsi} \left( a \right) \]

\[ d_{0:31} \leftarrow \text{CnvFP32ToISat}\left(a_{0:31}, \text{SIGN}, \text{UPPER}, \text{ROUND}, \text{I}\right) \]

\[ d_{32:63} \leftarrow \text{CnvFP32ToISat}\left(a_{32:63}, \text{SIGN}, \text{LOWER}, \text{ROUND}, \text{I}\right) \]

The single-precision floating-point value in each element of parameter \(a\) is converted to a signed integer using the current rounding mode, and the results are placed in parameter \(d\). The result saturates if it cannot be represented in a 32-bit integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \(a\) are +inf, -inf, Denorm or NaN or parameter \(a\) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

Figure 49. Vector convert floating-point to signed integer (__ev_fsctsi)

<table>
<thead>
<tr>
<th>Table 55. __ev_fsctsi (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
</tr>
<tr>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>
Vector Convert Floating-Point to Signed Integer with Round Toward Zero

\[ d = \text{__ev_fsctsiz}(a) \]

\[ d_{0:31} \leftarrow \text{CnvtFP32ToISat}(a_{0:31}, \text{SIGN}, \text{UPPER}, \text{TRUNC}, \text{I}) \]

\[ d_{32:63} \leftarrow \text{CnvtFP32ToISat}(a_{32:63}, \text{SIGN}, \text{LOWER}, \text{TRUNC}, \text{I}) \]

The single-precision floating-point value in each element of parameter \( a \) is converted to a signed integer using the rounding mode Round Towards Zero, and the results are placed in parameter \( d \). The result saturates if it cannot be represented in a 32-bit integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \( a \) are +inf, -inf, Denorm, or NaN or if parameter \( a \) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

Figure 50. Vector convert floating-point to signed integer with round toward zero (\texttt{__ev_fsctsiz})

Table 56. \texttt{__ev_fsctsiz} (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtsctsiz d,a</td>
</tr>
</tbody>
</table>
Vector Convert Floating-Point to Unsigned Fraction

d = __ev_fsctuf (a)
d_{0:31} \leftarrow \text{CnvtFP32ToISat}(a_{0:31}, \text{UNSIGN}, \text{UPPER}, \text{ROUND}, \text{F})
d_{32:63} \leftarrow \text{CnvtFP32ToISat}(a_{32:63}, \text{UNSIGN}, \text{LOWER}, \text{ROUND}, \text{F})

The single-precision floating-point value in each element of parameter a is converted to an unsigned fraction using the current rounding mode, and the results are placed in parameter d. The result saturates if it cannot be represented in a 32-bit unsigned fraction. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter a are +inf, -inf, Denorm, or NaN or if parameter a cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

Figure 51. Vector convert floating-point to unsigned fraction (__ev_fsctuf)

Table 57. __ev_fsctuf (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>evtsctuf d,a</td>
</tr>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtsctuf d,a</td>
</tr>
</tbody>
</table>
Vector Convert Floating-Point to Unsigned Integer

\[ d = \text{__ev_fsctui} \ (a) \]

\[ d_{0:31} \leftarrow \text{CnvtFP32ToISat} (a_{0:31}, \text{UNSIGN}, \text{UPPER}, \text{ROUND}, I) \]

\[ d_{32:63} \leftarrow \text{CnvtFP32ToISat} (a_{32:63}, \text{UNSIGN}, \text{LOWER}, \text{ROUND}, I) \]

The single-precision floating-point value in each element of parameter \( a \) is converted to an unsigned integer using the current rounding mode, and the results are placed in parameter \( d \). The result saturates if it cannot be represented in a 32-bit unsigned integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \( a \) are +inf, -inf, Denorm or NaN or parameter \( a \) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

Figure 52. Vector convert floating-point to unsigned integer (\text{__ev_fsctui})

Table 58. \text{__ev_fsctui} (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtsctui d,a</td>
</tr>
</tbody>
</table>
Vector Convert Floating-Point to Unsigned Integer with Round toward Zero

\[
d = \text{__ev_fsctuiz}(a)
\]

\[
d_{0:31} \leftarrow \text{CnvtFP32ToISat}(a_{0:31}, \text{UNSIGN}, \text{UPPER}, \text{TRUNC}, I)
\]

\[
d_{32:63} \leftarrow \text{CnvtFP32ToISat}(a_{32:63}, \text{UNSIGN}, \text{LOWER}, \text{TRUNC}, I)
\]

The single-precision floating-point value in each element of parameter \( a \) is converted to an unsigned integer using the rounding mode Round towards Zero, and the results are placed in parameter \( d \). The result saturates if it cannot be represented in a 32-bit unsigned integer. NaNs are converted to 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \( a \) are +inf, -inf, Denorm, or NaN or parameter \( a \) cannot be represented in the target format
- FINXS, FG, FGH, FX, FXH if the result is inexact

Figure 53. Vector convert floating-point to unsigned integer with round toward zero (\text{__ev_fsctuiz})

Table 59. \text{__ev_fsctuiz} (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>( \text{d} )</th>
<th>( \text{a} )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{evtsctuiz d,a}</td>
<td></td>
</tr>
</tbody>
</table>
Vector Floating-Point Divide

\[ d = \text{__ev_fsdiv}(a, b) \]

\[ d_{0:31} \leftarrow a_{0:31} \div b_{0:31} \]

\[ d_{32:63} \leftarrow a_{32:63} \div b_{32:63} \]

The single-precision floating-point value in each element of parameter \( a \) is divided by the corresponding elements in parameter \( b \), and the results are placed in parameter \( d \).

If an overflow is detected, parameter \( b \) is a Denorm (or 0 value), or parameter \( a \) is a NaN or Infinity and parameter \( b \) is a normalized number, the result is an appropriately signed maximum floating-point value.

If an underflow is detected or parameter \( b \) is a NaN or Infinity, the result is an appropriately signed floating-point 0.

The following status bits are set in the SPEFSCR:

- FINV, FINVH if the contents of parameter \( a \) or \( b \) are +inf, -inf, Denorm, or NaN
- FOFV, FOFVH if an overflow occurs
- FUNV, FUNVH if an underflow occurs
- FDBZS, FDBZ, FDBZH if a divide by zero occurs
- FINXS, FG, FGH, FX, FXH if the result is inexact or overflow occurred and overflow exceptions are disabled

Figure 54. Vector floating-point divide (\text{__ev_fsdiv})

Table 60. \text{__ev_fsdiv} (registers altered by).

<table>
<thead>
<tr>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{evfsdiv (d, a, b)}</td>
</tr>
<tr>
<td>\text{_ev64_opaque}</td>
</tr>
</tbody>
</table>
Vector Floating-Point Multiply

\[ d = \text{__ev_fsmul}(a, b) \]
\[ d_{0:31} \leftarrow a_{0:31} \times sp \quad b_{0:31} \]
\[ d_{32:63} \leftarrow a_{32:63} \times sp \quad b_{32:63} \]

Each single-precision floating-point element of parameter \( a \) is multiplied with the corresponding element of parameter \( b \), and the result is stored in parameter \( d \). If an overflow is likely, \( pmax \) or \( nmax \) is stored in parameter \( d \). If an underflow is likely, \(+0\), or \(-0\) is stored in parameter \( d \). The following condition defines when an overflow is likely and the corresponding result for each element of the vector:

\[
ei = (ea - 127) + (eb - 127) + 127
\]
if \((sa = sb)\) then
  if \( (ei \geq 127) \) then \( r = pmax \)
  else if \( (ei < -126) \) then \( r = +0 \)
else
  if \( (ei \geq 127) \) then \( r = nmax \)
  else if \( (ei < -126) \) then \( r = -0 \)

- If the contents of parameter \( a \) or \( b \) are +inf, –inf, Denorm, QNaN, or SNaN, at least one of the SPEFSCR[FINVH] or SPEFSCR[FINV] bits is set.
- If an overflow occurs or is likely, at least one of the SPEFSCR[FOVFH] or SPEFSCR[FOVF] bits is set.
- If an underflow occurs or is likely, at least one of the SPEFSCR[FUNFH] or SPEFSCR[FUNF] bits is set.
- If the exception is enabled for the high or low element in which the error occurs, the exception is taken.

Figure 55. Vector floating-point multiply (__ev_fsmul)

Table 61. __ev_fsmul (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfsmul d,a,b</td>
</tr>
</tbody>
</table>
Vector Floating-Point Negative Absolute Value

\[ d = \text{\_ev\_fsnabs\ (a)} \]

\[ d_{0:31} \leftarrow \text{0b1 } || a_{1:31} \]
\[ d_{32:63} \leftarrow \text{0b1 } || a_{33:63} \]

The signed bits of each element of parameter a are all set and the result is placed into parameter d. No exceptions are taken during the execution of this instruction.

Figure 56. Vector floating-point negative absolute value (\text{\_ev\_fsnabs})

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evtsnabs d,a</td>
</tr>
</tbody>
</table>
__ev_fsneg

Vector Floating-Point Negate

\[ d = \text{__ev_fneg}(a) \]

\[ d_{0:31} \leftarrow \neg a_0 \ || \ a_{1:31} \]

\[ d_{32:63} \leftarrow \neg a_{32} \ || \ a_{33:63} \]

The signed bits of each element of parameter a are complemented and the result is placed into parameter d. No exceptions are taken during the execution of this instruction.

Figure 57. Vector floating-point negate (__ev_fneg)

Table 63. __ev_fsneg (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evtsneg d,a</td>
</tr>
</tbody>
</table>
**Vector Floating-Point Subtract**

d = \_ev\_fssub(a,b)

d\_0:31 \leftarrow a\_0:31 -sp b\_0:31

d\_32:63 \leftarrow a\_32:63 -sp b\_32:63

Each single-precision floating-point element of parameter b is subtracted from the corresponding element of parameter a and the result is stored in parameter d. If an overflow is likely, pmax or nmax is stored in parameter d. If an underflow is likely, +0 or –0 is stored in parameter d. The following condition defines how boundary cases of inputs (+inf, –inf, Denorm, QNaN, SNaN) are treated, when an overflow is likely, and the corresponding result for each element of the vector:

```plaintext
if ((sa = 0) & (sb = 1)) then
    if (max(ea, eb) ≥ 127) then r = pmax
else if ((sa = 1) & (sb = 0)) then
    if (max(ea, eb) ≥ 127) then r = nmax
else if (sa = sb) then
    // Boundary case to be defined later
```

- If the contents of parameter a or b are +inf, –inf, Denorm, QNaN, or SNaN, at least one of the SPEFSCR[FINVH] or SPEFSCR[FINV] bits is set.
- If an overflow occurs or is likely, the SPEFSCR[FOVFH] or SPEFSCR[FOVF] bits is set.
- If an underflow occurs or is likely, at least one of the SPEFSCR[FUNFH] or SPEFSCR[FUNF] bits is set.
- If the exception is enabled for the high or low element in which the error occurs, the exception is taken.

**Figure 58. Vector Floating-Point subtract (**\_ev\_fssub**)**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfssub d,a,b</td>
</tr>
</tbody>
</table>
__ev_ldd

Vector Load Double Word into Double Word

d = __ev_ldd (a, b)
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(U IMM*8)
d ← MEM(EA, 8)

The double word addressed by EA is loaded from memory and placed in parameter d.

*Figure 59* shows how bytes are loaded into parameter d as determined by the endian mode.

*Figure 59. __ev_ldd results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the effective address (EA) is not double-word aligned.

*Table 65. __ev_ldd (registers altered by).*

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evlidd d,a,b</td>
</tr>
</tbody>
</table>
Vector Load Double Word into Double Word Indexed

\[ d = \texttt{__ev_lldx}(a, b) \]

if \((a = 0)\) then \(\text{temp} \leftarrow 0\)
else \(\text{temp} \leftarrow (a)\)
\(\text{EA} \leftarrow \text{temp} + (b)\)
\(d \leftarrow \text{MEM}(\text{EA}, 8)\)

The double word addressed by EA is loaded from memory and placed in parameter \(d\).

*Figure 60* shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

*Figure 60. \(\texttt{__ev_lldx}\) results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not double-word aligned.

*Table 66. \(\texttt{__ev_lldx}\) (registers altered by)*.

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>(\texttt{__ev64_opaque})</td>
<td>(\texttt{__ev64_opaque})</td>
<td>(\text{int32_t})</td>
<td>(\texttt{evlddx d,a,b})</td>
</tr>
</tbody>
</table>
_ev_ldh

Vector Load Double into Four Half Words

d = _ev_ldh(a,b)
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*8)
d_{0:15} ← MEM(EA, 2)
d_{16:31} ← MEM(EA+2, 2)
d_{32:47} ← MEM(EA+4, 2)
d_{48:63} ← MEM(EA+6, 4)

The double word addressed by EA is loaded from memory and placed in parameter d.

_Figure 61_ shows how bytes are loaded into parameter d as determined by the endian mode.

_Figure 61._ _ev_ldh_ results in big- and little-endian modes

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
<td>a</td>
<td>d</td>
<td>c</td>
<td>f</td>
<td>e</td>
<td>h</td>
<td>g</td>
</tr>
</tbody>
</table>

**Note:** During implementation, an alignment exception occurs if the EA is not double-word aligned.

<table>
<thead>
<tr>
<th>Table 67. <em>ev_ldh</em> (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
</tr>
<tr>
<td>___</td>
</tr>
<tr>
<td>_ev64_opaque</td>
</tr>
</tbody>
</table>
__ev_ldhx

Vector Load Double into Four Half Words Indexed

\[ d = \_ev\_ldhx(a,b) \]

if \( a = 0 \) then \( \text{temp} \leftarrow 0 \)
else \( \text{temp} \leftarrow (a) \)
\( \text{EA} \leftarrow \text{temp} + (b) \)
\( d_{0:15} \leftarrow \text{MEM}(\text{EA}, 2) \)
\( d_{16:31} \leftarrow \text{MEM}(\text{EA}+2,2) \)
\( d_{32:47} \leftarrow \text{MEM}(\text{EA}+4,2) \)
\( d_{48:63} \leftarrow \text{MEM}(\text{EA}+6,4) \)

The double word addressed by EA is loaded from memory and placed in parameter d.

*Figure 62* shows how bytes are loaded into parameter d as determined by the endian mode.

**Table 68.** __ev_ldhx (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>int32_t</td>
<td>evldhx d,a,b</td>
</tr>
</tbody>
</table>
Vector Load Double into Two Words

\[ d = \text{\texttt{__ev ldw}}(a,b) \]

if \( (a = 0) \) then \( \text{temp} \leftarrow 0 \)
else \( \text{temp} \leftarrow (a) \)
\( \text{EA} \leftarrow \text{temp} + \text{EXTZ(UIMM*8)} \)
\( d_{0:31} \leftarrow \text{MEM}(\text{EA}, 4) \)
\( d_{32:63} \leftarrow \text{MEM}(\text{EA+4}, 4) \)

The double word addressed by \( \text{EA} \) is loaded from memory and placed in parameter \( d \).

Figure 63 shows how bytes are loaded into parameter \( d \) as determined by the endian mode.

**Figure 63. \texttt{__ev ldw} results in big- and little-endian modes**

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
</tr>
</tbody>
</table>

**Note:** During implementation, an alignment exception occurs if the \( \text{EA} \) is not double-word aligned.

**Table 69. \texttt{__ev ldw} (registers altered by).**

<table>
<thead>
<tr>
<th></th>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \texttt{__ev64_opaque} )</td>
<td>( \texttt{__ev64_opaque} )</td>
<td>5-bit unsigned</td>
<td>\texttt{evldw d,a,b}</td>
<td></td>
</tr>
</tbody>
</table>

92/315 Doc ID 13881 Rev 3
Vector Load Double into Two Words Indexed

\[ d = \_ev\_ldwx (a, b) \]

if \((a = 0)\) then \(temp \leftarrow 0\)
else \(temp \leftarrow (a)\)
\(EA \leftarrow temp + (b)\)
\(d_{0:31} \leftarrow \text{MEM}(EA, 4)\)
\(d_{32:63} \leftarrow \text{MEM}(EA+4, 4)\)

The double word addressed by \(EA\) is loaded from memory and placed in parameter \(d\).

*Figure 64* shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

*Figure 64. \_ev\_ldwx results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the \(EA\) is not double-word aligned.

*Table 70. \_ev\_ldwx (registers altered by).*

<table>
<thead>
<tr>
<th></th>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>int32_t</td>
<td>evldwx (d, a, b)</td>
<td></td>
</tr>
</tbody>
</table>
Vector Load Half Word into Half Words Even and Splat

\[ d = \text{\_ev\_lhhesplat}(a, b) \]

if \((a = 0)\) then 
\(temp \leftarrow 0\)
else 
\(temp \leftarrow (a)\)
\(EA \leftarrow temp + \text{EXTZ}(\text{UIMM} \times 2)\)
\(d_{0:15} \leftarrow \text{MEM}(EA, 2)\)
\(d_{16:31} \leftarrow 0x0000\)
\(d_{32:47} \leftarrow \text{MEM}(EA, 2)\)
\(d_{48:63} \leftarrow 0x0000\)

The half word addressed by \(EA\) is loaded from memory and placed in the even half words of each element of parameter \(d\).

*Figure 65* shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

*Figure 65. \_ev\_lhhesplat results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
</tr>
</tbody>
</table>

*Note: During implementation, an alignment exception occurs if the EA is not half word-aligned.*

**Table 71. \_ev\_lhhesplat (registers altered by).**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>uint16_t</td>
<td>5-bit unsigned</td>
<td>evlhhesplat (d,a,b)</td>
</tr>
</tbody>
</table>
__ev_lhhesplatx

Vector Load Half Word into Half Words Even and Splat-Indexed

\[
d = \text{__ev_lhhesplatx} (a,b)
\]

if \((a = 0)\) then \(\text{temp} \leftarrow 0\)
else \(\text{temp} \leftarrow (a)\)
\(\text{EA} \leftarrow \text{temp} + (b)\)
\(d_{0:15} \leftarrow \text{MEM(}\text{EA},2\}\)
\(d_{16:31} \leftarrow 0x0000\)
\(d_{32:47} \leftarrow \text{MEM(}\text{EA},2\}\)
\(d_{48:63} \leftarrow 0x0000\)

The half word addressed by EA is loaded from memory and placed in the even half words of each element of parameter d.

*Figure 66* shows how bytes are loaded into parameter d as determined by the endian mode.

*Figure 66. __ev_lhhesplatx results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

*Note: During implementation, an alignment exception occurs if the EA is not half word-aligned.*

**Table 72. __ev_lhhesplatx (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint16_t</td>
<td>int32_t</td>
<td>evlhhesplatx d,a,b</td>
</tr>
</tbody>
</table>
**__ev_lhhossplat**

Vector Load Half Word into Half Word Odd Signed and Splat

\[ d = \text{__ev_lhhossplat}(a,b) \]

\[
\begin{align*}
\text{if (a = 0) then } & \quad \text{temp} \leftarrow 0 \\
\text{else temp} & \leftarrow (a) \\
\text{EA} & \leftarrow \text{temp} + \text{EXTZ(UIMM*2)} \\
d_{0:31} & \leftarrow \text{EXTS(\text{MEM}(EA, 2))} \\
d_{32:63} & \leftarrow \text{EXTS(\text{MEM}(EA, 2))}
\end{align*}
\]

The half word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of parameter d.

*Figure 67* shows how bytes are loaded into parameter d as determined by the endian mode.

- In big-endian mode, the msb of parameter a is sign-extended.
- In little-endian mode, the msb of parameter b is sign-extended.

*Note:* During implementation, an alignment exception occurs if the EA is not half word-aligned.

*Figure 67.* __ev_lhhossplat results in big- and little-endian modes

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td>a</td>
<td>b</td>
<td></td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>S</td>
<td>S</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>S</td>
<td>S</td>
</tr>
</tbody>
</table>

| Table 73. __ev_lhhossplat (registers altered by). |
| --- | --- | --- | --- |
| d   | a     | b          | Maps to                  |
| __ev64_opaque | uint16_t | 5-bit unsigned | evlhhosplat d,a,b |
_ev_lhhoszplatx

Vector Load Half Word into Half Word Odd Signed and Splat-Indexed

\[ d = \text{ev}_\text{lhhoszplatx} (a,b) \]

if \(a = 0\) then temp \(\leftarrow 0\)
else temp \(\leftarrow (a)\)
EA \(\leftarrow\) temp + (b)
\[ d_{0:31} \leftarrow \text{EXTS}(\text{MEM}(\text{EA}, 2)) \]
\[ d_{32:63} \leftarrow \text{EXTS}(\text{MEM}(\text{EA}, 2)) \]

The half-word addressed by EA is loaded from memory and placed in the odd half-words sign extended in each element of parameter d.

*Figure 68* shows how bytes are loaded into parameter d as determined by the endian mode.

- In big-endian mode, the msb of parameter a is sign-extended.
- In little-endian mode, the msb of parameter b is sign-extended.

*Note:* During implementation, an alignment exception occurs if the EA is not half word-aligned.

*Figure 68. _ev_lhhoszplatx results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>S</td>
<td>S</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>S</td>
<td>S</td>
</tr>
</tbody>
</table>

| Table 74. _ev_lhhoszplatx (registers altered by). |
|----------|----------------|------------------|----------------|
| d       | a            | b            | Maps to        |
| _ev64_opaque | uint16_t       | int32_t       | evlhhoszplatx d,a,b |

|
__ev_lhhousplat

Vector Load Half Word into Half Word Odd Unsigned and Splat

d = __ev_lhhousplat (a,b)

if (a = 0) then temp ← 0
else temp ← (a)

EA ← temp + EXTZ(UIMM*2)
d_{0:15} ← 0x0000

d_{16:31} ← MEM(EA,2)
d_{32:47} ← 0x0000

d_{48:63} ← MEM(EA,2)

The half word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of parameter d. The following diagram shows how bytes are loaded into parameter d as determined by the endian mode.

Figure 69. __ev_lhhousplat results in big- and little-endian modes

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>Z</td>
<td>Z</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>Z</td>
<td>Z</td>
</tr>
</tbody>
</table>

Note: During implementation, an alignment exception occurs if the EA is not half word-aligned.

Table 75. __ev_lhhousplat (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint16_t</td>
<td>5-bit unsigned</td>
<td>evilhousplat d,a,b</td>
</tr>
</tbody>
</table>
__ev_lhhousplatx

Vector Load Half Word into Half Word Odd Unsigned and Splat-Indexed

d = __ev_lhhousplatx (a,b)

if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
d_0:15 ← 0x0000
_d_{16:31} ← MEM(EA,2)
_d_{32:47} ← 0x0000
_d_{48:63} ← MEM(EA,2)

The half-word addressed by EA is loaded from memory and placed in the odd half words
zero extended in each element of parameter d.

*Figure 70* shows how bytes are loaded into parameter d as determined by the endian mode.

*Figure 70. __ev_lhhousplatx results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>Z</td>
<td>Z</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>Z</td>
<td>Z</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not half word-aligned.

*Table 76. __ev_lhhousplatx (registers altered by).*

<table>
<thead>
<tr>
<th></th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>b</td>
<td>evlhhousplatx d,a,b</td>
</tr>
</tbody>
</table>
Vector Lower Bits Equal

\[ d = \_\text{ev\_lower\_eq}(a, b) \]

\[
\begin{align*}
\text{if} \quad (a_{32:63} = b_{32:63}) \quad &\text{then} \quad d \leftarrow \text{true} \\
\text{else} \quad &d \leftarrow \text{false}
\end{align*}
\]

This intrinsic returns true if the lower 32 bits of parameter \( a \) are equal to the lower 32 bits of parameter \( b \).

**Figure 71. Vector lower equal (\_ev\_lower\_eq)**

**Table 77. \_ev\_lower\_eq (registers altered by).**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>\text{evcmpeq } x,a,b</td>
</tr>
</tbody>
</table>
**__ev_lower_fs_eq**

Vector Lower Bits Floating-Point Equal

\[ d = \text{__ev_lower_fs_eq}(a, b) \]

if \((a_{32:63} = b_{32:63})\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if the lower 32 bits of parameter \(a\) are equal to the lower 32 bits of parameter \(b\).

Figure 72. Vector lower floating-point equal (__ev_lower_fs_eq)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
</tr>
</tbody>
</table>

Maps to evfscmpeq \(x, a, b\)
__ev_lower_fs_gt

Vector Lower Bits Floating-Point Greater Than

\[ d = \text{__ev_lower_fs_gt}(a, b) \]

- if \((a_{32:63} > b_{32:63})\) then \(d \gets \text{true}\)
- else \(d \gets \text{false}\)

This intrinsic returns true if the lower 32 bits of parameter \(a\) are greater than the lower 32 bits of parameter \(b\).

**Figure 73. Vector lower floating-point greater than (\text{__ev_lower_fs_gt})**

**Table 79. \text{__ev_lower_fs_gt} (registers altered by).**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpgt x,a,b</td>
</tr>
</tbody>
</table>
__ev_lower_fs_lt

Vector Lower Bits Floating-Point Less Than

d = __ev_lower_fs_lt(a, b)

if \(a_{32:63} < b_{32:63}\) then \(d \leftarrow true\)
else \(d \leftarrow false\)

This intrinsic returns true if the lower 32 bits of parameter a are less than the lower 32 bits of parameter b.

Figure 74. Vector lower floating-point less than (__ev_lower_fs_lt)

Table 80. __ev_lower_fs_lt (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmplt x,a,b</td>
</tr>
</tbody>
</table>
Vector Lower Bits Floating-Point TestEqual

d = __ev_lower_fs_tst_eq(a, b)

if (a_{32:63} = b_{32:63}) then d ← true
else d ← false

This intrinsic returns true if the lower 32 bits of parameter a are equal to the lower 32 bits of parameter b. This intrinsic differs from __ev_lower_fs_eq because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_lower_fs_eq instead.

Figure 75. Vector lower floating-point test equal (__ev_lower_fs_tst_eq)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfststeq x,a,b</td>
</tr>
</tbody>
</table>
__ev_lower_fs_tst_gt

Vector Lower Bits Floating-Point Test Greater Than

\[ d = \text{__ev_lower_fs_tst_gt}(a,b) \]

if \((a_{32:63} > b_{32:63})\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b. This intrinsic differs from __ev_lower_fs_gt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_lower_fs_gt instead.

Figure 76. Vector lower floating-point test greater than (__ev_lower_fs_tst_gt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>

Maps to evfststgt x,a,b
__ev_lower_fs_tst_lt

Vector Lower Bits Floating-Point Test Less Than

d = __ev_lower_fs_tst_lt(a,b)
if \(a_{32:63} < b_{32:63}\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if the lower 32 bits of parameter a are less than the lower 32 bits of parameter b. This intrinsic differs from __ev_lower_fs_lt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_lower_fs_lt instead.

Figure 77. Vector lower floating-point test less than (__ev_lower_fs_tst_lt)

```
<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
</tr>
<tr>
<td>evfststlt</td>
<td>x,a,b</td>
<td></td>
</tr>
</tbody>
</table>
```

__ev_lower__gts

Vector Lower Bits Greater Than Signed

d = __ev_lower_gts(a,b)

if (a32:63 > signed b32:63) then d ← true
else d ← false

This intrinsic returns true if the lower 32 bits of parameter a are greater than the lower 32 bits of parameter b.

Figure 78. Vector lower greater than signed (__ev_lower_gts)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgts x,a,b</td>
</tr>
</tbody>
</table>
Vector Lower Bits Greater Than Unsigned

\[ d = \_\text{ev\_lower\_gtu}(a,b) \]

\[
\text{if } (a_{32:63} > \text{unsigned } b_{32:63}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the lower 32 bits of parameter \(a\) are greater than the lower 32 bits of parameter \(b\).

**Figure 79. Vector lower greater than unsigned (\_ev\_lower\_gtu)**

<table>
<thead>
<tr>
<th>0</th>
<th>31</th>
<th>32</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>&gt;</td>
<td></td>
<td></td>
</tr>
<tr>
<td>d</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 85. \_ev\_lower\_gtu (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpgtu x,a,b</td>
</tr>
</tbody>
</table>
__ev_lower_lts

Vector Lower Bits Less Than Signed

\( d = \text{__ev_lower_lts}(a, b) \)

\[
\text{if } (a_{32:63} <_{\text{signed}} b_{32:63}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \).

Figure 80. Vector lower less than signed (__ev_lower_lts)

<table>
<thead>
<tr>
<th>Table 86. __ev_lower_lts (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td>( d )</td>
</tr>
<tr>
<td>---------</td>
</tr>
<tr>
<td>_Bool</td>
</tr>
</tbody>
</table>
Vector Lower Bits Less Than Unsigned

\[ d = \text{__ev_lower_ltu}(a, b) \]

\[
\text{if } (a_{32:63} < \text{unsigned} \ b_{32:63}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the lower 32 bits of parameter \( a \) are less than the lower 32 bits of parameter \( b \).

**Figure 81. Vector lower less than unsigned (__ev_lower_ltu)**

**Table 87. __ev_lower_ltu (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpltu x,a,b</td>
</tr>
</tbody>
</table>
__ev_lwhe

Vector Load Word into Two Half Words Even

\[ d = \text{__ev_lwhe} (a,b) \]

if \((a = 0)\) then \(\text{temp} \leftarrow 0\)
else \(\text{temp} \leftarrow (a)\)

\(\text{EA} \leftarrow \text{temp} + \text{EXTZ(UIMM*4)}\)
\(d_{0:15} \leftarrow \text{MEM}（\text{EA}, 2)\)
\(d_{16:31} \leftarrow 0\x0000\)
\(d_{32:47} \leftarrow \text{MEM}（\text{EA}+2, 2)\)
\(d_{48:63} \leftarrow 0\x0000\)

The word addressed by \(\text{EA}\) is loaded from memory and placed in the even half words in each element of parameter \(d\).

*Figure 82* shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

*Figure 82. __ev_lwhe results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>Z</td>
<td>Z</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
<td>a</td>
<td>Z</td>
<td>Z</td>
</tr>
</tbody>
</table>

*Note: During implementation, an alignment exception occurs if the \(\text{EA}\) is not word-aligned.*

*Table 88. __ev_lwhe (registers altered by).*

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evlwhe (d,a,b)</td>
</tr>
</tbody>
</table>
Vector Load Word into Two Half Words Even Indexed

\[ d = \_ev\_lwhex\ (a,b) \]

\[
\begin{align*}
\text{if} \ (a = 0) & \text{ then } temp \leftarrow 0 \\
\text{else} & \text{ temp } \leftarrow (a) \\
EA & \leftarrow temp + (b) \\
d_{0:15} & \leftarrow \text{MEM}(EA, 2) \\
d_{16:31} & \leftarrow 0x0000 \\
d_{32:47} & \leftarrow \text{MEM}(EA+2, 2) \\
d_{48:63} & \leftarrow 0x0000
\end{align*}
\]

The word addressed by EA is loaded from memory and placed in the even half words in each element of parameter d.

*Figure 83* shows how bytes are loaded into parameter d as determined by the endian mode.

*Figure 83. \_ev\_lwhex results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>Z</td>
<td>Z</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
<td>a</td>
<td>Z</td>
<td>Z</td>
</tr>
</tbody>
</table>

\[ Z = \text{zero} \]

**Note:** During implementation, an alignment exception occurs if the EA is not word-aligned.

*Table 89. \_ev\_lwhex (registers altered by).*

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evlwhex d,a,b</td>
</tr>
</tbody>
</table>
__ev_lwhos

Vector Load Word into Two Half Words Odd Signed (with sign extension)

\[ d = \text{__ev_lwhos}(a,b) \]

if \((a = 0)\) then \(\text{temp} \leftarrow 0\)
else \(\text{temp} \leftarrow (a)\)

\(\text{EA} \leftarrow \text{temp} + \text{EXTZ(UIMM*4)}\)
\(d_{0:31} \leftarrow \text{EXTS(MEM(EA,2))}\)
\(d_{32:63} \leftarrow \text{EXTS(MEM(EA+2,2))}\)

The word addressed by \(\text{EA}\) is loaded from memory and placed in the odd half words sign extended in each element of parameter \(d\).

*Figure 84* shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

- In big-endian memory, the msbs of parameters \(a\) and \(c\) are sign-extended.
- In little-endian memory, the msbs of parameters \(b\) and \(d\) are sign-extended.

*Figure 84. __ev_lwhos results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>S</td>
<td>S</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>S</td>
<td>S</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the \(\text{EA}\) is not word-aligned.

*Table 90. __ev_lwhos (registers altered by).*

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evlwhos(d,a,b)</td>
</tr>
</tbody>
</table>
__ev_lwhosx

Vector Load Word into Two Half Words Odd Signed Indexed (with sign extension)

\[ d = \text{__ev_lwhosx}(a, b) \]

if \( a = 0 \) then \( \text{temp} \leftarrow 0 \)
else \( \text{temp} \leftarrow (a) \)
\( \text{EA} \leftarrow \text{temp} + (b) \)
\( d_{0:31} \leftarrow \text{EXTS}(\text{MEM}(\text{EA}, 2)) \)
\( d_{32:63} \leftarrow \text{EXTS}(\text{MEM}(\text{EA}+2, 2)) \)

The word addressed by EA is loaded from memory and placed in the odd half words sign extended in each element of parameter d.

*Figure 85* shows how bytes are loaded into parameter d as determined by the endian mode.

- In big-endian memory, the msbs of parameters a and c are sign-extended.
- In little-endian memory, the msbs of parameters b and d are sign-extended.

*Figure 85. __ev_lwhosx results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>S</td>
<td>S</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>S = sign</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>S</td>
<td>S</td>
<td>b</td>
<td>a</td>
</tr>
<tr>
<td>S = sign</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not word-aligned.

*Table 91. __ev_lwhosx (registers altered by).*

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evlwhosx d,a,b</td>
</tr>
</tbody>
</table>
**__ev_lwhou**

Vector Load Word into Two Half Words Odd Unsigned (zero-extended)

\[ d = __ev_lwhou(a, b) \]

if \((a = 0)\) then \(temp \leftarrow 0\)
else \(temp \leftarrow (a)\)

\[ EA \leftarrow temp + \text{EXTZ(UIMM*4)} \]
\[ d_{0:15} \leftarrow 0x0000 \]
\[ d_{16:31} \leftarrow \text{MEM}(EA, 2) \]
\[ d_{32:47} \leftarrow 0x0000 \]
\[ d_{48:63} \leftarrow \text{MEM}(EA+2, 2) \]

The word addressed by \(EA\) is loaded from memory and placed in the odd half words zero extended in each element of parameter \(d\).

*Figure 86* shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

*Figure 86. __ev_lwhou results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>Z</td>
<td>Z</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>Z</td>
<td>Z</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

**Note:** *During implementation, an alignment exception occurs if the EA is not word-aligned.*

**Table 92. __ev_lwhou (registers altered by).**

<table>
<thead>
<tr>
<th></th>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>\text{uint32_t}</td>
<td>5-bit unsigned</td>
<td>_evlwhou d,a,b</td>
<td></td>
</tr>
</tbody>
</table>
Vector Load Word into Two Half Words Odd Unsigned Indexed (zero-extended)

\[
d = \text{__ev_lwhoux}(a,b)
\]

if \( (a = 0) \) then \( \text{temp} \leftarrow 0 \)
else \( \text{temp} \leftarrow (a) \)

\[
\text{EA} \leftarrow \text{temp} + (b)
\]

\[
d_{0:15} \leftarrow 0\times0000
\]

\[
d_{16:31} \leftarrow \text{MEM(EA, 2)}
\]

\[
d_{32:47} \leftarrow 0\times0000
\]

\[
d_{48:63} \leftarrow \text{MEM(EA+2, 2)}
\]

The word addressed by EA is loaded from memory and placed in the odd half words zero extended in each element of parameter d.

*Figure 87* shows how bytes are loaded into parameter d as determined by the endian mode.

*Figure 87. __ev_lwhoux results in big- and little-endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>Z</td>
<td>Z</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>Z</td>
<td>Z</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not word-aligned.

*Table 93. __ev_lwhoux (registers altered by).*

<table>
<thead>
<tr>
<th>d</th>
<th>a type</th>
<th>b type</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evlwhoux d,a,b</td>
</tr>
</tbody>
</table>
__ev_lwhsplat

Vector Load Word into Two Half Words and Splat

\[
d = \_ev\_lwhsplat(a,b)
\]

\[
\text{if } (a = 0) \text{ then } \text{temp} \leftarrow 0
\]

\[
\text{else temp} \leftarrow (a)
\]

\[
EA \leftarrow \text{temp} + \text{EXTZ(UIMM*4)}
\]

\[
d_{0:15} \leftarrow \text{MEM(EA, 2)}
\]

\[
d_{16:31} \leftarrow \text{MEM(EA, 2)}
\]

\[
d_{32:47} \leftarrow \text{MEM(EA+2, 2)}
\]

\[
d_{48:63} \leftarrow \text{MEM(EA+2, 2)}
\]

The word addressed by EA is loaded from memory and placed in both the even and odd half words in each element of parameter \(d\).

Figure 88 shows how bytes are loaded into parameter \(d\) as determined by the endian mode.

During implementation, an alignment exception occurs if the EA is not word-aligned.

Table 94. \_ev\_lwhsplat (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evlwhsplat d,a,b</td>
</tr>
</tbody>
</table>
__ev_lwhsplatx

Vector Load Word into Two Half Words and Splat-Indexed

\[ d = \text{__ev_lwhsplatx}(a, b) \]

if \( a = 0 \) then \( \text{temp} \leftarrow 0 \)
else \( \text{temp} \leftarrow (a) \)

\[ \text{EA} \leftarrow \text{temp} + (b) \]

\[ d_{0:15} \leftarrow \text{MEM(EA, 2)} \]
\[ d_{16:31} \leftarrow \text{MEM(EA+2, 2)} \]
\[ d_{32:47} \leftarrow \text{MEM}(\text{EA}+2, 2) \]
\[ d_{48:63} \leftarrow \text{MEM}(\text{EA}+2, 2) \]

The word addressed by EA is loaded from memory and placed in both the even and odd half words in each element of parameter d.

Figure 89 shows how bytes are loaded into parameter d as determined by the endian mode.

Figure 89. __ev_lwhsplatx results in big- and little-endian modes

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>b</td>
<td>a</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

Note: During implementation, an alignment exception occurs if the EA is not word-aligned.

Table 95. __ev_lwhsplatx (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>__ev_lwhsplatx d,a,b</td>
</tr>
</tbody>
</table>
__ev_lwwsplat

Vector Load Word into Word and Splat

\[
d = \text{__ev_lwwsplat} (a, b) \\
\text{if } (a = 0) \text{ then temp } \leftarrow 0 \\
\text{else temp } \leftarrow (a) \\
\text{EA } \leftarrow \text{temp } + \text{ EXTZ(UIMM*4)} \\
d_{0:31} \leftarrow \text{MEM(EA, 4)} \\
d_{32:63} \leftarrow \text{MEM(EA, 4)}
\]

The word addressed by EA is loaded from memory and placed in both elements of parameter d.

Figure 90 shows how bytes are loaded into parameter d as determined by the endian mode.

Figure 90. __ev_lwwsplat results in big- and little-endian modes

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

Note: During implementation, an alignment exception occurs if the EA is not word-aligned.

Table 96. __ev_lwwsplat (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evlwwsplat d,a,b</td>
</tr>
</tbody>
</table>
Vector Load Word into Word and Splat-Indexed

\[ d = \_ev\_lwssplatx\ (a,b) \]

\[ \text{if } (a = 0) \text{ then } \text{temp} \leftarrow 0 \]
\[ \text{else } \text{temp} \leftarrow (a) \]
\[ \text{EA} \leftarrow \text{temp} + (b) \]
\[ d_{0:31} \leftarrow \text{MEM}(\text{EA}, 4) \]
\[ d_{32:63} \leftarrow \text{MEM}(\text{EA}, 4) \]

The word addressed by EA is loaded from memory and placed in both elements of parameter d.

*Figure 91* shows how bytes are loaded into parameter d as determined by the endian mode.

**Figure 91.** \_ev\_lwssplatx results in big- and little-endian modes

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Memory</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>GPR in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not word-aligned.

**Table 97.** \_ev\_lwssplatx (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evlwssplatx _a,_b</td>
</tr>
</tbody>
</table>
**__ev_mergehi**

Vector Merge High

\[ d = \text{__ev_mergehi} (a, b) \]

\[ d_{0:31} \leftarrow a_{0:31} \]

\[ d_{32:63} \leftarrow b_{0:31} \]

The high-order elements of parameters \(a\) and \(b\) are merged and placed into parameter \(d\), as shown below:

*Figure 92. High-order element merging (__ev_mergehi)*

**Note:** To perform a vector splat high, specify the same register in parameters \(a\) and \(b\).

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmergehi (d, a, b)</td>
</tr>
</tbody>
</table>
Vector Merge High/Low

\[ d = \text{__ev_mergehilo} (a,b) \]

\[
\begin{align*}
    d_{0:31} &\leftarrow a_{0:31} \\
    d_{32:63} &\leftarrow b_{32:63}
\end{align*}
\]

The high-order element of parameter \(a\) and the low-order element of parameter \(b\) are merged and placed into parameter \(d\), as shown below:

**Figure 93. High-order element merging (__ev_mergehilo)**

**Note:** Application note: With appropriate specification of parameter \(a\) and \(b\), \(\text{evmergehi}, \text{evmergelohi}\), and \(\text{evmergehilo}\) provide a full 32-bit permute of two source parameters.

**Table 99. __ev_mergehilo (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmergehilo d,a,b</td>
</tr>
</tbody>
</table>
__ev_mergelo

Vector Merge Low

\[ d = \text{__ev_mergelo} (a,b) \]
\[ d_{0:31} \leftarrow a_{32:63} \]
\[ d_{32:63} \leftarrow b_{32:63} \]

The low-order elements of parameters a and b are merged and placed in parameter d, as shown below:

Figure 94. Low-order element merging (__ev_mergelo)

Note: To perform a vector splat low, specify the same register in parameters a and b.

Table 100. __ev_mergelo (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmergelo d,a,b</td>
</tr>
</tbody>
</table>
__ev_mergelohi

Vector Merge Low/High

\[ d = \text{__ev_mergelohi} (a, b) \]
\[ d_{0:31} \leftarrow a_{32:63} \]
\[ d_{32:63} \leftarrow b_{0:31} \]

The low-order element of parameter \( a \) and the high-order element of parameter \( b \) are merged and placed into parameter \( d \), as shown below:

Figure 95. Low-order element merging (__ev_mergelohi)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmergelohi d,a,b</td>
</tr>
</tbody>
</table>

Note: To perform a vector swap, specify the same register in parameters \( a \) and \( b \).
Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate

\[ d = \text{__ev}_\text{mhegsmfaa} (a, b) \]

\[
\begin{align*}
t_{0:31} & \leftarrow a_{32:47} \times_{\text{sf}} b_{32:47} \\
t_{0:63} & \leftarrow \text{EXTS}(t_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} + t_{0:63} \\
// \text{ update accumulator} \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low even-numbered, half-word signed fractional elements in parameters \(a\) and \(b\) are multiplied. The product is added to the contents of the 64-bit accumulator, and the result is placed into parameter \(d\) and the accumulator.

**Note:** This sum is a modulo sum. Neither overflow check nor saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.

**Figure 96. **\textit{__ev}_\textit{mhegsmfaa} (even form)

**Table 102. **\textit{__ev}_\textit{mhegsmfaa} (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>(__\text{ev64}_\text{opaque})</td>
<td>(__\text{ev64}_\text{opaque})</td>
<td>(__\text{ev64}_\text{opaque})</td>
<td>(\text{evmhegsmfaa}) (d,a,b)</td>
<td></td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Fractional and Accumulate Negative

\[ d = \text{__ev_mhegsmfan}(a, b) \]

\[ \text{temp}_{0:31} \leftarrow a_{32:47} \times_{\text{sf}} b_{32:47} \]

\[ \text{temp}_{0:63} \leftarrow \text{EXTS}(\text{temp}_{0:31}) \]

\[ d_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \]

// update accumulator

\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

The corresponding low even-numbered, half-word signed fractional elements in parameters \( a \) and \( b \) are multiplied. The product is subtracted from the contents of the 64-bit accumulator, and the result is placed into parameter \( d \) and the accumulator.

**Note:** This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

Figure 97. __ev_mhegsmfan (even form)

Table 103. __ev_mhegsmfan (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegsmfan ( d ), ( a ), ( b )</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate

\[
d = \_\_ev\_mhegsmiaa\ (a,b)
\]

\[
temp_{0:31} \leftarrow a_{32:47} \times_{\#1} b_{32:47}
\]

\[
temp_{0:63} \leftarrow \text{EXTS}(temp_{0:31})
\]

\[
d_{0:63} \leftarrow \text{ACC}_{0:63} + temp_{0:63}
\]

// update accumulator

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low even-numbered half-word signed integer elements in parameters \(a\) and \(b\) are multiplied. The intermediate product is sign-extended and added to the contents of the 64-bit accumulator, and the resulting sum is placed into parameter \(d\) and the accumulator.

**Note:** This sum is a modulo sum. Neither overflow check nor saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.

**Figure 98. \_\_ev\_mhegsmiaa (even form)**

**Table 104. \_\_ev\_mhegsmiaa (registers altered by).**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegsmiaa (d,a,b)</td>
</tr>
</tbody>
</table>
__ev_mhegsmian

Vector Multiply Half Words, Even, Guarded, Signed, Modulo, Integer and Accumulate Negative

\[ d = \text{__ev_mhegsmian} (a,b) \]

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{32:47} \times b_{32:47} \\
\text{temp}_{0:63} & \leftarrow \text{EXTS}(\text{temp}_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63}
\end{align*}
\]

// update accumulator

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low even-numbered half-word signed integer elements in parameters \( a \) and \( b \) are multiplied. The intermediate product is sign-extended and subtracted from the contents of the 64-bit accumulator, and the result is placed into parameter \( d \) and into the accumulator.

**Note:** This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

**Figure 99. __ev_mhegsmian (even form)**

**Table 105. __ev_mhegsmian (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegsmian d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhegumfaa

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Fractional and Accumulate

d = __ev_mhegumfaa (a,b)

temp0:31  ←  a32:47 ×ui b32:47

temp0:63  ←  EXTZ(temp0:31)

d0:63  ←  ACC0:63 + temp0:63

// update accumulator

ACC0:63  ←  d0:63

The corresponding low even-numbered elements in parameters a and b are multiplied. The intermediate product is zero-extended and added to the contents of the 64-bit accumulator. The resulting sum is placed into parameter d and into the accumulator.

Note: This sum is a modulo sum. Neither overflow check nor saturation is performed. Overflow of the 64-bit sum is not recorded into the SPEFSR.

Figure 100. __ev_mhegumfaa (even form)

Table 106. __ev_mhegumfaa (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegumiaa d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhegumiaa

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate

d = __ev_mhegumiaa (a,b)

temp0:31 ← a32:47 ×u1 b32:47

temp0:63 ← EXTZ(temp0:31)

d0:63 ← ACC0:63 + temp0:63

// update accumulator

ACC0:63 ← d0:63

The corresponding low even-numbered half-word unsigned integer elements in parameters a and b are multiplied. The intermediate product is zero-extended and added to the contents of the 64-bit accumulator. The resulting sum is placed into parameter d and into the accumulator.

This sum is a modulo sum. Neither overflow check nor saturation is performed. Any overflow of the 64-bit sum is not recorded into the SPEFSCR.

Figure 101. __ev_mhegumiaa (even form)

Table 107. __ev_mhegumiaa (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhegumiaa d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhegumfan**

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Fractional and Accumulate Negative

\[
d = \text{__ev_mhegumfan}(a, b)
\]

\[
t_{0:31} \leftarrow a_{32:47} \times u b_{32:47}
\]

\[
t_{0:63} \leftarrow \text{EXTZ}(t_{0:31})
\]

\[
d_{0:63} \leftarrow \text{ACC}_{0:63} - t_{0:63}
\]

// update accumulator

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low even-numbered elements in parameters a and b are multiplied. The intermediate product is zero-extended and subtracted from the contents of the 64-bit accumulator. The result is placed into parameter d and into the accumulator.

**Note:** This difference is a modulo difference. Neither overflow check nor saturation is performed. Overflow of the 64-bit difference is not recorded into the SPEFSCR.

**Figure 102. **__ev_mhegumfan*(even form)*

**Table 108. **__ev_mhegumfan* (registers altered by).*

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegumian d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhegumian

Vector Multiply Half Words, Even, Guarded, Unsigned, Modulo, Integer and Accumulate Negative

\[ d = \text{__ev_mhegumian}(a,b) \]

\[ \text{temp}_{0:31} \leftarrow a_{32:47} \times_{\text{ui}} b_{32:47} \]

\[ \text{temp}_{0:63} \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \]

\[ d_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \]

// update accumulator

\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

The corresponding low even-numbered unsigned integer elements in parameter a and b are multiplied. The intermediate product is zero-extended and subtracted from the contents of the 64-bit accumulator. The result is placed into parameter d and into the accumulator.

**Note:** This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

**Figure 103.** __ev_mhegumian (even form)

**Table 109.** __ev_mhegumian (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhegumian d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhesmf

Vector Multiply Half Words, Even, Signed, Modulo, Fractional (to Accumulator)

d = __ev_mhesmf (a,b)  \quad (A = 0)
d = __ev_mhesmfa (a,b)  \quad (A = 1)

// high
\[ d_{0:31} \leftarrow (a_{0:15} \times_{sf} b_{0:15}) \]

// low
\[ d_{32:63} \leftarrow (a_{32:47} \times_{sf} b_{32:47}) \]

// update accumulator
if A = 1 then ACC_{0:63} \leftarrow d_{0:63}

The corresponding even-numbered half-word signed fractional elements in parameters a and b are multiplied, and the 32 bits of each product are placed into the corresponding words of parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

Figure 104. Even multiply of two signed modulo fractional elements (to accumulator) (__ev_mhesmf)

Table 110. __ev_mhesmf (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesmf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesmfa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Signed, Modulo, Fractional and Accumulate into Words

\[ d = \text{\_ev\_mhesmfaaw}(a, b) \]

// high
\[ \text{temp}_{0:31} \leftarrow (a_{0:15} \times_{sf} b_{0:15}) \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \]

// low
\[ \text{temp}_{0:31} \leftarrow (a_{32:47} \times_{sf} b_{32:47}) \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding even-numbered half-word signed fractional elements in parameters \( a \) and \( b \) are multiplied. The 32 bits of each intermediate product are added to the contents of the accumulator words to form intermediate sums, which are placed into the corresponding parameter \( d \) words and into the accumulator.

Other registers altered: \( \text{ACC} \)

Figure 105. Even form of vector half-word multiply (\text{\_ev\_mhesmfaaw})

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>ev64_opaque</td>
<td>ev64_opaque</td>
<td>ev64_opaque</td>
<td>evmhesmfaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Signed, Modulo, Fractional and Accumulate Negative into Words

d = __ev_mhesmfanw (a,b)
// high
\[
temp_{0:31} \leftarrow a_{0:15} \times_{\text{sf}} b_{0:15}
d_{0:31} \leftarrow ACC_{0:31} - temp_{0:31}
\]
// low
\[
temp_{0:31} \leftarrow a_{32:47} \times_{\text{sf}} b_{32:47}
d_{32:63} \leftarrow ACC_{32:63} - temp_{0:31}
\]
// update accumulator
\[
ACC_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding even-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32-bit intermediate products are subtracted from the contents of the accumulator words to form intermediate differences, which are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

Figure 106. Even form of vector half-word multiply (__ev_mhesmfanw)

Table 112. __ev_mhesmfanw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesmfanw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhesmi

Vector Multiply Half Words, Even, Signed, Modulo, Integer (to Accumulator)

d = __ev_mhesmi (a,b) \quad (A = 0)
d = __ev_mhesmia (a,b) \quad (A = 1)

// high
d_{0:31} \leftarrow a_{0:15} \times_{\text{si}} b_{0:15}

// low
d_{32:63} \leftarrow a_{32:47} \times_{\text{si}} b_{32:47}

// update accumulator
if A = 1, then ACC_{0:63} \leftarrow d_{0:63}

The corresponding even-numbered half-word signed integer elements in parameters a and b are multiplied. The two 32-bit products are placed into the corresponding words of parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

Figure 107. Even form for vector multiply (to accumulator) (__ev_mhesmi)

Table 113. __ev_mhesmi (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesmi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesmia d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhesmiaaw**

Vector Multiply Half Words, Even, Signed, Modulo, Integer and Accumulate into Words

\[
d = \_\_ev\_mhesmiaaw \left(a, b\right)
\]

// high
\[
temp_{0:31} \leftarrow a_{0:15} \times b_{0:15}
d_{0:31} \leftarrow ACC_{0:31} + temp_{0:31}
\]

// low
\[
temp_{0:31} \leftarrow a_{32:47} \times b_{32:47}
d_{32:63} \leftarrow ACC_{32:63} + temp_{0:31}
\]

// update accumulator
\[
ACC_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding even-numbered half-word signed integer elements in parameters a and b are multiplied. Each intermediate 32-bit product is added to the contents of the accumulator words to form intermediate sums, which are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

**Figure 108. Even form of vector half-word multiply (__ev_mhesmiaaw)**

**Table 114. __ev_mhesmiaaw (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesmiaaw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhesmianw**

Vector Multiply Half Words, Even, Signed, Modulo, Integer and Accumulate Negative into Words

\[ d = \text{__ev_mhesmianw}(a,b) \]

// high
\[ \text{temp}_0^{0:31} \leftarrow a_{0:15} \times b_{0:15} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}_0^{0:31} \]

// low
\[ \text{temp}_1^{0:31} \leftarrow a_{32:47} \times b_{32:47} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp}_1^{0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding even-numbered half-word signed integer elements in parameters a and b are multiplied. Each intermediate 32-bit product is subtracted from the contents of the accumulator words to form intermediate differences, which are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

**Figure 109. Even form of vector half-word multiply (__ev_mhesmianw)**

Table 115. __ev_mhesmianw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhesmianw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Signed, Saturate, Fractional (to Accumulator)

\[ d = \text{__ev_mhessf}(a,b) \]  \quad (A = 0)

\[ d = \text{__ev_mhessfa}(a,b) \]  \quad (A = 1)

// high
\[
\text{temp}_0:31 \leftarrow a_{0:15} \times_{\text{sf}} b_{0:15}
\]
if \((a_{0:15} = 0x8000) \& \& (b_{0:15} = 0x8000)\) then
\[
d_{0:31} \leftarrow 0x7FFF_FFFF \quad // \text{saturate}
\]
movh \leftarrow 1
else
\[
d_{0:31} \leftarrow \text{temp}_0:31
\]
movh \leftarrow 0

// low
\[
\text{temp}_0:31 \leftarrow a_{32:47} \times_{\text{sf}} b_{32:47}
\]
if \((a_{32:47} = 0x8000) \& \& (b_{32:47} = 0x8000)\) then
\[
d_{32:63} \leftarrow 0x7FFF_FFFF \quad // \text{saturate}
\]
movl \leftarrow 1
else
\[
d_{32:63} \leftarrow \text{temp}_0:31
\]
movl \leftarrow 0

// update accumulator
if \(A = 1\) then \(\text{ACC}_{0:63} \leftarrow d_{0:63}\)

// update SPEFSCR
\[
\text{SPEFSCR}_{OVH} \leftarrow \text{movh}
\]
\[
\text{SPEFSCR}_{OV} \leftarrow \text{movl}
\]
\[
\text{SPEFSCR}_{SOVH} \leftarrow \text{SPEFSCR}_{SOVH} \mid \text{movh}
\]
\[
\text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} \mid \text{movl}
\]

The corresponding even-numbered half-word signed fractional elements in parameters \(a\) and \(b\) are multiplied. The 32 bits of each product are placed into the corresponding words of parameter \(d\). If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

If \(A = 1\), the result in parameter \(d\) is also placed into the accumulator.

Other registers altered: \quad SPEFSCR
\quad ACC (if \(A = 1\))
Figure 110. Even multiply of two signed saturate fractional elements (to accumulator) (__ev_mhessf)

Table 116. __ev_mhessf (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmshessf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmshessfa d,a,b</td>
</tr>
</tbody>
</table>
_ev_mhessfaaw

Vector Multiply Half Words, Even, Signed, Saturate, Fractional and Accumulate into Words

\[
d = _\text{ev}_\text{m}
\]

\[
\text{d} = _\text{ev}\_\text{m}\_\text{hessfaaw}(a,b)
\]

// high
\[
t\text{em}_0:31 = a_{0:15} \times_{\text{sf}} b_{0:15}
\]

if \((a_{0:15} = 0x8000) \&\& (b_{0:15} = 0x8000)\) then
\[
t\text{em}_0:31 = 0x7FFF_FFFF //saturate
\]

else
\[
mov\_h = 0
\]

\[
t\text{em}_0:63 = \text{EXTS(ACC}_{0:31}) + \text{EXTS(temp}_{0:31})
\]

\[
\text{ov}_{h} = \text{temp}_{31} \oplus \text{temp}_{32}
\]

\[
d_{0:31} = \text{SATURATE(ov}_{h}, \text{temp}_{31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp}_{32:63})
\]

// low
\[
t\text{em}_0:31 = a_{32:47} \times_{\text{sf}} b_{32:47}
\]

if \((a_{32:47} = 0x8000) \&\& (b_{32:47} = 0x8000)\) then
\[
t\text{em}_0:31 = 0x7FFF_FFFF //saturate
\]

else
\[
mov\_l = 0
\]

\[
t\text{em}_0:63 = \text{EXTS(ACC}_{32:63}) + \text{EXTS(temp}_0:31)
\]

\[
\text{ov}_{l} = \text{temp}_{31} \oplus \text{temp}_{32}
\]

\[
d_{32:63} = \text{SATURATE(ov}_{l}, \text{temp}_{31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp}_{32:63})
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

// update SPEFSCR
\[
\text{SPEFSCR}^{\_\text{OVH}} \leftarrow \text{mov\_h}
\]
\[
\text{SPEFSCR}^{\_\text{OV}} \leftarrow \text{mov\_l}
\]
\[
\text{SPEFSCR}^{\_\text{SOVH}} \leftarrow \text{SPEFSCR}^{\_\text{SOVH}} \land \text{ov}_{h} \land \text{mov\_h}
\]
\[
\text{SPEFSCR}^{\_\text{SOV}} \leftarrow \text{SPEFSCR}^{\_\text{SOV}} \land \text{ov}_{l} \land \text{mov\_l}
\]

The corresponding even-numbered half-word signed fractional elements in parameters a and b are multiplied, producing a 32-bit product. If both inputs are \(-1.0\), the result saturates to 07FFF_FFFF. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter \(d\) and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 111. Even form of vector half-word multiply (__ev_mhessfaaw)

Table 117. __ev_mhessfaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesfaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Signed, Saturate, Fractional and Accumulate Negative into Words

\[ d = \text{__ev\_mhessfanw}(a, b) \]

// high
\[ \text{temp}_0:31 \leftarrow a_{0:15} \times_{sf} b_{0:15} \]
if \( (a_{0:15} = 0x8000) \& (b_{0:15} = 0x8000) \) then
\[ \text{temp}_0:31 \leftarrow 0x7FFF_FFFF \] // saturate
\[ \text{movh} \leftarrow 1 \]
else
\[ \text{movh} \leftarrow 0 \]
\[ \text{temp}_0:63 \leftarrow \text{EXTS}(\text{ACC}_{0:31}) - \text{EXTS}(\text{temp}_0:31) \]
\[ \text{ovh} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32}) \]
\[ d_{0:31} \leftarrow \text{SATURATE}(\text{ovh}, \text{temp}_{31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp}_{32:63}) \]

// low
\[ \text{temp}_0:31 \leftarrow a_{32:47} \times_{sf} b_{32:47} \]
if \( (a_{32:47} = 0x8000) \& (b_{32:47} = 0x8000) \) then
\[ \text{temp}_0:31 \leftarrow 0x7FFF_FFFF \] // saturate
\[ \text{movl} \leftarrow 1 \]
else
\[ \text{movl} \leftarrow 0 \]
\[ \text{temp}_0:63 \leftarrow \text{EXTS}(\text{ACC}_{32:63}) - \text{EXTS}(\text{temp}_0:31) \]
\[ \text{ovl} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32}) \]
\[ d_{32:63} \leftarrow \text{SATURATE}(\text{ovl}, \text{temp}_{31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp}_{32:63}) \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{\text{OVH}} \leftarrow \text{movh} \]
\[ \text{SPEFSCR}_{\text{OV}} \leftarrow \text{movl} \]
\[ \text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} | \text{ovh} | \text{movh} \]
\[ \text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} | \text{ovl} | \text{movl} \]

The corresponding even-numbered half-word signed fractional elements in parameters a and b are multiplied, producing a 32-bit product. If both inputs are \(-1.0\), the result saturates to 0x7FFF_FFFF. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 112. Even form of vector half-word multiply (__ev_mhessfanw)

Table 118. __ev_mhessfanw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhessfanw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Signed, Saturate, Integer and Accumulate into Words

\[ d = \text{__ev_mhessiaaw}(a,b) \]

// high
\[ \text{temp}_{0:31} \leftarrow a_{0:15} \times s_{b_{0:15}} \]
\[ \text{temp}_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{0:31}) + \text{EXTS}(\text{temp}_{0:32}) \]
\[ \text{ovh} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32}) \]
\[ \text{d}_{0:31} \leftarrow \text{SATURATE}(\text{ovh}, \text{temp}_{31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp}_{32:63}) \]

// low
\[ \text{temp}_{0:31} \leftarrow a_{32:47} \times s_{b_{32:47}} \]
\[ \text{temp}_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{32:63}) + \text{EXTS}(\text{temp}_{0:32}) \]
\[ \text{ovl} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32}) \]
\[ \text{d}_{32:63} \leftarrow \text{SATURATE}(\text{ovl}, \text{temp}_{31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp}_{32:63}) \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow \text{d}_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{\text{ovh}} \leftarrow \text{ovh} \]
\[ \text{SPEFSCR}_{\text{ov}} \leftarrow \text{ovl} \]
\[ \text{SPEFSCR}_{\text{ovh}} \leftarrow \text{SPEFSCR}_{\text{ovh}} \lor \text{ovh} \]
\[ \text{SPEFSCR}_{\text{ov}} \leftarrow \text{SPEFSCR}_{\text{ov}} \lor \text{ovl} \]

The corresponding even-numbered half-word signed integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 113. Even form of vector half-word multiply (__ev_mhessiaaw)

Table 119. __ev_mhessiaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhesiaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Signed, Saturate, Integer and Accumulate Negative into Words

\[ d = \_ev\_mhessianw(a, b) \]

// high
\[ \text{temp}_{0:31} \leftarrow a_{0:15} \times b_{0:15} \]
\[ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{ACC}_{0:31}) - \text{EXTS} (\text{temp}_{0:32}) \]
\[ \text{ovh} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32}) \]
\[ d_{0:31} \leftarrow \text{SATURATE} (\text{ovh}, \text{temp}_{31}, 0x8000\_0000, 0x7FFF\_FFFF, \text{temp}_{32:63}) \]

// low
\[ \text{temp}_{0:31} \leftarrow a_{32:47} \times b_{32:47} \]
\[ \text{temp}_{0:63} \leftarrow \text{EXTS} (\text{ACC}_{32:63}) - \text{EXTS} (\text{temp}_{0:31}) \]
\[ \text{ovl} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32}) \]
\[ d_{32:63} \leftarrow \text{SATURATE} (\text{ovl}, \text{temp}_{31}, 0x8000\_0000, 0x7FFF\_FFFF, \text{temp}_{32:63}) \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh} \]
\[ \text{SPEFSCR}_{\text{OV}} \leftarrow \text{ovl} \]
\[ \text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} \oplus \text{ovh} \]
\[ \text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \oplus \text{ovl} \]

For each word element in the accumulator, the corresponding even-numbered half-word signed integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 114. Even form of vector half-word multiply (\_ev\_mhessianw)

<table>
<thead>
<tr>
<th>Map to</th>
<th>d</th>
<th>a</th>
<th>b</th>
</tr>
</thead>
<tbody>
<tr>
<td>evmhessianw</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
</tr>
</tbody>
</table>
__ev_mheumf

Vector Multiply Half Words, Even, Unsigned, Modulo, Fractional (to Accumulator)

\[ d = \text{__ev_mheumf}(a,b) \quad (A = 0) \]
\[ d = \text{__ev_mheumfa}(a,b) \quad (A = 1) \]

// high
\[ d_{0:31} \leftarrow a_{0:15} \times u \ b_{0:15} \]
// low
\[ d_{32:63} \leftarrow a_{32:47} \times u \ b_{32:47} \]
// update accumulator
if \( A = 1 \), \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The corresponding even-numbered half word elements in parameters a and b are multiplied.
The two 32-bit products are placed into the corresponding words of parameter d.
If \( A = 1 \), the result in parameter d is also placed into the accumulator.

Figure 115. Vector multiply half words, even, unsigned, modulo, fractional (to accumulator) (__ev_mheumf)

Table 121. __ev_mheumf (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumia d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Unsigned, Modulo, Integer (to Accumulator)

\[ d = \text{__ev_mheumi}(a,b) \quad (A = 0) \]

\[ d = \text{__ev_mheumia}(a,b) \quad (A = 1) \]

// high
\[ d_{0:31} \leftarrow a_{0:15} \times_{ui} b_{0:15} \]

// low
\[ d_{32:63} \leftarrow a_{32:47} \times_{ui} b_{32:47} \]

// update accumulator
if \( A = 1 \) then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The corresponding even-numbered half-word unsigned integer elements in parameters \( a \) and \( b \) are multiplied. The two 32-bit products are placed into the corresponding words of parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

**Figure 116.** Vector multiply half words, even, unsigned, modulo, integer (to accumulator) (**ev_mheumi**)

**Table 122.** **ev_mheumi** (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumia d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mheumfaaw**

Vector Multiply Half Words, Even, Unsigned, Modulo, Fractional and Accumulate into Words

\[ d = \text{__ev_mheumfaaw}(a,b) \]

// high
\[ \text{temp}_{0:31} \leftarrow a_{0:15} \times u \ b_{0:15} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \]

// low
\[ \text{temp}_{1:31} \leftarrow a_{32:47} \times u \ b_{32:47} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{1:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding even-numbered half word elements in parameters \( a \) and \( b \) are multiplied. Each intermediate product is added to the contents of the corresponding accumulator words, and the sums are placed into the corresponding parameter \( d \) and accumulator words.

Other registers altered: ACC

**Figure 117. Even form of vector half-word multiply (__ev_mheumfaaw)**

**Table 123. __ev_mheumfaaw (registers altered by).**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumiaaw d,a,b</td>
</tr>
</tbody>
</table>
**Vector Multiply Half Words, Even, Unsigned, Modulo, Integer and Accumulate into Words**

\[ d = \_ev\_mheumiaaw(a,b) \]

// high

\[ \text{temp} \_0:31 \leftarrow a \_0:15 \times_{ui} b \_0:15 \]
\[ d \_0:31 \leftarrow \text{ACC} \_0:31 + \text{temp} \_0:31 \]

// low

\[ \text{temp} \_0:31 \leftarrow a \_32:47 \times_{ui} b \_32:47 \]
\[ d \_32:63 \leftarrow \text{ACC} \_32:63 + \text{temp} \_0:31 \]

// update accumulator

\[ \text{ACC} \_0:63 \leftarrow d \_0:63 \]

For each word element in the accumulator, the corresponding even-numbered half-word unsigned integer elements in parameters \( a \) and \( b \) are multiplied. Each intermediate product is added to the contents of the corresponding accumulator words, and the sums are placed into the corresponding parameter \( d \) and accumulator words.

Other registers altered: ACC

**Figure 118. Even form of vector half-word multiply (\_ev\_mheumiaaw)**

**Table 124. \_ev\_mheumiaaw (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmheumiaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Unsigned, Modulo, Fractional and Accumulate Negative into Words

\[ d = \_\text{ev\_mheumfanw} (a,b) \]

// high
\[ \text{temp}0_{0:31} \leftarrow a_{0:15} \times u_1 b_{0:15} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}0_{0:31} \]

// low
\[ \text{templ}_{0:31} \leftarrow a_{32:47} \times u_1 b_{32:47} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} - \text{templ}_{0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding even-numbered half word elements in parameters a and b are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator words. The differences are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

---

**Figure 119. Even form of vector half-word multiply (**\_\text{ev\_mheumfanw}**)**

---

**Table 125. **\_\text{ev\_mheumfanw} **(registers altered by).**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>b</td>
<td></td>
<td>evmheimianw d,a,b</td>
</tr>
</tbody>
</table>

---
Vector Multiply Half Words, Even, Unsigned, Modulo, Integer and Accumulate Negative into Words

\[ d = \text{__ev_mheumianw}(a,b) \]

// high
\[ \text{temp}_{0:31} \leftarrow a_{0:15} \times_{ui} b_{0:15} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}_{0:31} \]

// low
\[ \text{temp}_{0:31} \leftarrow a_{32:47} \times_{ui} b_{32:47} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp}_{0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding even-numbered half-word unsigned integer elements in parameters \( a \) and \( b \) are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator words. The differences are placed into the corresponding parameter \( d \) and accumulator words.

Other registers altered: ACC

Figure 120. Even form of vector half-word multiply (\text{__ev_mheumianw})

Table 126. \text{__ev_mheumianw} (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheumianw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mheusfaaw

Vector Multiply Half Words, Even, Unsigned, Saturate, Fractional and Accumulate into Words

\[ d = \text{__ev_mheusfaaw}(a,b) \]

// high
\[ \text{temp0}_{0:31} \leftarrow a_{0:15} \times_{\text{ui}} b_{0:15} \]
\[ \text{temp0}_{0:63} \leftarrow \text{EXTZ}(\text{ACC}_{0:31}) + \text{EXTZ}(\text{temp0}_{0:31}) \]
if \( \text{temp0}_{31} = 1 \)
\[ d_{0:31} \leftarrow 0xFFFF_FFFF //overflow \]
\[ \text{ovh} \leftarrow 1 \]
else
\[ d_{0:31} \leftarrow \text{temp0}_{32:63} \]
\[ \text{ovh} \leftarrow 0 \]
// low
\[ \text{temp1}_{0:31} \leftarrow a_{32:47} \times_{\text{ui}} b_{32:47} \]
\[ \text{temp1}_{0:63} \leftarrow \text{EXTZ}(\text{ACC}_{32:63}) + \text{EXTZ}(\text{temp1}_{0:31}) \]
if \( \text{temp1}_{31} = 1 \)
\[ d_{32:63} \leftarrow 0xFFFF_FFFF //overflow \]
\[ \text{ovl} \leftarrow 1 \]
else
\[ d_{32:63} \leftarrow \text{temp1}_{32:63} \]
\[ \text{ovl} \leftarrow 0 \]
// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]
// update SPEFSCR
\[ \text{SPEFSRCROVH} \leftarrow \text{ovh} \]
\[ \text{SPEFSRCROV} \leftarrow \text{ovl} \]
\[ \text{SPEFSCRSOVH} \leftarrow \text{SPEFSCRSOVH} | \text{ovh} \]
\[ \text{SPEFSCRSOV} \leftarrow \text{SPEFSCRSOV} | \text{ovl} \]

For each word element in the accumulator, corresponding even-numbered half word elements in parameters a and b are multiplied. Each product is added to the contents of the corresponding accumulator words. If a sum overflows, 0xFFFF_FFFF is placed into the corresponding parameter d and accumulator words. Otherwise, the intermediate sums are placed there.

Overflow information is recorded in SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC
Figure 121. Even form of vector half-word multiply (__ev_mheusfaaw)

Table 127. __ev_mheusfaaw (registers altered by).

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>b</td>
<td></td>
<td></td>
<td>Maps to</td>
</tr>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td></td>
<td></td>
<td>evmheusiaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Unsigned, Saturate, Integer and Accumulate into Words

\[ d = \text{__ev_mheusiaaw}(a,b) \]

// high
\[
\text{temp}_{0:31} \leftarrow a_{0:15} \times_{ui} b_{0:15} \\
\text{temp}_{0:63} \leftarrow \text{EXTZ(ACC}_{0:31}) + \text{EXTZ(temp}_{0:31}) \\
\text{ovh} \leftarrow \text{temp}_{31} \\
\text{d}_{0:31} \leftarrow \text{SATURATE(ovh, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp}_{32:63})
\]

// low
\[
\text{temp}_{0:31} \leftarrow a_{32:47} \times_{ui} b_{32:47} \\
\text{temp}_{0:63} \leftarrow \text{EXTZ(ACC}_{32:63}) + \text{EXTZ(temp}_{0:31}) \\
\text{ovl} \leftarrow \text{temp}_{31} \\
\text{d}_{32:63} \leftarrow \text{SATURATE(ovl, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, temp}_{32:63})
\]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow \text{d}_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{ovh} \leftarrow \text{ovh} \]
\[ \text{SPEFSCR}_{ov} \leftarrow \text{ovl} \]
\[ \text{SPEFSCR}_{sovh} \leftarrow \text{SPEFSCR}_{sovh} \mid \text{ovh} \]
\[ \text{SPEFSCR}_{sov} \leftarrow \text{SPEFSCR}_{sov} \mid \text{ovl} \]

For each word element in the accumulator, corresponding even-numbered half-word unsigned integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR. Other registers altered: SPEFSCR ACC

Figure 122. Even form of vector half-word multiply (__ev_mheusiaaw)

Table 128. __ev_mheusiaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheusiaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Unsigned, Saturate, Fractional and Accumulate Negative into Words

d = __ev_mheusfanw (a,b)
// high
  temp00:31 ← a0:15 ×ui b0:15
  temp00:63 ← EXTZ(ACC0:31) - EXTZ(temp00:31)
  if temp0:31 = 1
      d0:31 ← 0xFFFF_FFFF //overflow
      ovh ← 1
  else
      d0:31 ← temp032:63
      ovh ← 0
//low
  temp10:31 ← a32:47 ×ui b32:47
  temp10:63 ← EXTZ(ACC32:63) - EXTZ(temp10:31)
  if temp1:31 = 1
      d32:63 ← 0xFFFF_FFFF //overflow
      ovl ← 1
  else
      d32:63 ← temp132:63
      ovl ← 0
// update accumulator
  ACC0:63 ← d0:63
// update SPEFSCR
  SPEFSCR_OVH ← ovh
  SPEFSCR_OV ← ovl
  SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh
  SPEFSCR_SOV ← SPEFSCR_SOV | ovl

For each word element in the accumulator, corresponding even-numbered half word elements in parameters a and b are multiplied. Each product is subtracted from the contents of the corresponding accumulator words. If a result overflows, 0xFFFF_FFFF is placed into the corresponding parameter d and accumulator words. Otherwise, the intermediate results are placed there.

Overflow information is recorded in SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC
Figure 123. Even form of vector half-word multiply (__ev_mheusfanw)

Table 129. __ev_mheusfanw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheusianw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Even, Unsigned, Saturate, Integer and Accumulate Negative into Words

\[ d = \_\_ev\_mheusianw\ (a, b) \]

// high
\[ \text{temp0:31} \leftarrow a_{0:15} \times_{\text{ui}} b_{0:15} \]
\[ \text{temp0:63} \leftarrow \text{EXTZ} (\text{ACC}_{0:31}) - \text{EXTZ} (\text{temp0:31}) \]
\[ \text{ovh} \leftarrow \text{temp31} \]
\[ d_{0:31} \leftarrow \text{SATURATE} (\text{ovh}, 0, \text{0x0000}_\text{0000}, \text{0x0000}_\text{0000}, \text{temp32:63}) \]

// low
\[ \text{temp0:31} \leftarrow a_{32:47} \times_{\text{ui}} b_{32:47} \]
\[ \text{temp0:63} \leftarrow \text{EXTZ} (\text{ACC}_{32:63}) - \text{EXTZ} (\text{temp0:31}) \]
\[ \text{ovl} \leftarrow \text{temp31} \]
\[ d_{32:63} \leftarrow \text{SATURATE} (\text{ovl}, 0, \text{0x0000}_\text{0000}, \text{0x0000}_\text{0000}, \text{temp32:63}) \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh} \]
\[ \text{SPEFSCR}_{\text{OV}} \leftarrow \text{ovl} \]
\[ \text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} \mid \text{ovh} \]
\[ \text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{ovl} \]

For each word element in the accumulator, corresponding even-numbered half-word unsigned integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an underflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 124. Even form of vector half-word multiply (__ev_mheusianw)

Table 130. __ev_mheusianw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmheusianw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate

\[
d = \_\text{ev\_mhogsmfaa}\ (a,b)
\]

\[
t_{0:31} \leftarrow a_{48:63} \times_{sf} b_{48:63}
\]

\[
t_{0:63} \leftarrow \text{EXTS}(t_{0:31})
\]

\[
d_{0:63} \leftarrow \text{ACC}_{0:63} + t_{0:63}
\]

// update accumulator

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low odd-numbered half-word signed fractional elements in parameters \(a\) and \(b\) are multiplied. The intermediate product is sign-extended to 64 bits and added to the contents of the 64-bit accumulator. This result is placed into parameter \(d\) and into the accumulator.

**Note:** This sum is a modulo sum. Neither overflow check nor saturation is performed. If an overflow from the 64-bit sum occurs, it is not recorded into the SPEFSCR.

**Figure 125. \_\text{ev\_mhogsmfaa} (odd form)**

**Table 131. \_\text{ev\_mhogsmfaa} (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_\text{ev64_opaque}</td>
<td>_\text{ev64_opaque}</td>
<td>_\text{ev64_opaque}</td>
<td>\text{evmhogsmfaa\ d,a,b}</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Fractional and Accumulate Negative

\[ d = \text{__ev_mhogsmfan} (a, b) \]

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{48:63} \times_{\text{sf}} b_{48:63} \\
\text{temp}_{0:63} & \leftarrow \text{EXTS}(\text{temp}_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
\text{// update accumulator} \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half-word signed fractional elements in parameters a and b are multiplied. The intermediate product is sign-extended to 64 bits and subtracted from the contents of the 64-bit accumulator. This result is placed into parameter d and into the accumulator.

Note: This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

Figure 126. \text{__ev_mhogsmfan} (odd form)

Table 132. \text{__ev_mhogsmfan} (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>evmhogsmfan d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhogsmiaa

Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate

\[
d = __ev_mhogsmiaa (a, b)
\]

\[
temp_{0:31} \leftarrow a_{48:63} \times b_{48:63}
\]

\[
temp_{0:63} \leftarrow \text{EXTS} (temp_{0:31})
\]

\[
d_{0:63} \leftarrow \text{ACC}_{0:63} + temp_{0:63}
// \text{ update accumulator}
\]

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low odd-numbered half-word signed integer elements in parameters a and b are multiplied. The intermediate product is sign-extended to 64 bits and added to the contents of the 64-bit accumulator. This sum is placed into parameter d and into the accumulator.

Note: This sum is a modulo sum. Neither overflow check nor saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.

Table 133. __ev_mhogsmiaa (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhogsmiaa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Guarded, Signed, Modulo, Integer and Accumulate Negative

\[ d = \_\_ev\_mhogsman\ (a, b) \]

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{48:63} \times b_{48:63} \\
\text{temp}_{0:63} & \leftarrow \text{EXTS}(\text{temp}_{0:31}) \\
\text{d}_{0:63} & \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
// & \text{ update accumulator} \\
\text{ACC}_{0:63} & \leftarrow \text{d}_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half-word signed integer elements in parameters \(a\) and \(b\) are multiplied. The intermediate product is sign-extended to 64 bits and subtracted from the contents of the 64-bit accumulator. This result is placed into parameter \(d\) and into the accumulator.

**Note:** This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

**Figure 128. \_\_ev\_mhogsman (odd form)**

**Table 134. \_\_ev\_mhogsman (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhogsman d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Fractional and Accumulate

\[ d = \_ev\_mhogumfaa(a, b) \]

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{48:63} \times \text{ui} b_{48:63} \\
\text{temp}_{0:63} & \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\
// & \text{ update accumulator} \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half word elements in parameters \( a \) and \( b \) are multiplied. The intermediate product is zero-extended to 64 bits and added to the contents of the 64-bit accumulator. This sum is placed into parameter \( d \) and into the accumulator.

**Note:** This sum is a modulo sum. Neither overflow check nor saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.

**Figure 129. \_ev\_mhogumfaa (odd form)**

![Diagram of \_ev\_mhogumfaa (odd form)](image)

**Table 135. \_ev\_mhogumfaa (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhogumiaa d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhogumiaa

Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate

d = __ev_mhogumiaa (a,b)

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{48:63} \times_{\text{ui}} b_{48:63} \\
\text{temp}_{0:63} & \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \\
d_{0:63} & \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\
& \quad \text{// update accumulator} \\
\text{ACC}_{0:63} & \leftarrow d_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half-word unsigned integer elements in parameters a and b are multiplied. The intermediate product is zero-extended to 64 bits and added to the contents of the 64-bit accumulator. This sum is placed into parameter d and into the accumulator.

**Note:** This sum is a modulo sum. Neither overflow check nor saturation is performed. An overflow from the 64-bit sum, if one occurs, is not recorded into the SPEFSCR.

**Figure 130.** __ev_mhogumiaa (odd form)

**Table 136.** __ev_mhogumiaa (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhogumiaa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Fractional and Accumulate Negative

\[ d = \text{__ev_mhogumfan}(a, b) \]

\[
\text{temp}_{0:31} \leftarrow a_{48:63} \times_{u1} b_{48:63} \\
\text{temp}_{0:63} \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \\
d_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
// \text{ update accumulator} \\
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low odd-numbered half word elements in parameters \( a \) and \( b \) are multiplied. The intermediate product is zero-extended to 64 bits and subtracted from the contents of the 64-bit accumulator. This result is placed into parameter \( d \) and into the accumulator.

**Note:** This difference is a modulo difference. Neither overflow check nor saturation is performed. Overflow of the 64-bit difference is not recorded into the SPEFSCR.

**Figure 131.** __ev_mhogumfan (odd form)

**Table 137.** __ev_mhogumfan (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhogumian (d, a, b)</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Guarded, Unsigned, Modulo, Integer and Accumulate Negative

\[ d = \text{__ev_mhogumian} (a,b) \]

\[
\begin{align*}
\text{temp}_{0:31} & \leftarrow a_{48:63} \times_{ui} b_{48:63} \\
\text{temp}_{0:63} & \leftarrow \text{EXTZ}(\text{temp}_{0:31}) \\
\text{d}_{0:63} & \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \\
// \text{ update accumulator} \nonumber \\
\text{ACC}_{0:63} & \leftarrow \text{d}_{0:63}
\end{align*}
\]

The corresponding low odd-numbered half-word unsigned integer elements in parameters a and b are multiplied. The intermediate product is zero-extended to 64 bits and subtracted from the contents of the 64-bit accumulator. This result is placed into parameter d and into the accumulator.

**Note:** This difference is a modulo difference. Neither overflow check nor saturation is performed. Any overflow of the 64-bit difference is not recorded into the SPEFSCR.

**Figure 132. __ev_mhogumian (odd form)**

**Table 138. __ev_mhogumian (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhogumian d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Signed, Modulo, Fractional (to Accumulator)

\[ d = __\text{ev\_mhosmf} (a,b) \quad (A = 0) \]
\[ d = __\text{ev\_mhosmfa} (a,b) \quad (A = 1) \]

// high
\[ d_{0:31} \leftarrow a_{16:31} \times f b_{16:31} \]
// low
\[ d_{32:63} \leftarrow a_{48:63} \times f b_{48:63} \]
// update accumulator
if A = 1, then \[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

The corresponding odd-numbered, half-word signed fractional elements in parameters a and b are multiplied. Each product is placed into the corresponding words of parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

Figure 133. Vector multiply half words, odd, signed, modulo, fractional (to accumulator) (__ev_mhosmf)

Table 139. __ev_mhosmf (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosmf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosmfa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Signed, Modulo, Fractional and Accumulate into Words

d = __ev_mhosmfaaw (a,b)

// high
\[ \text{temp}_{0:31} \leftarrow a_{16:31} \times_{\text{sf}} b_{16:31} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \]

// low
\[ \text{temp}_{0:31} \leftarrow a_{48:63} \times_{\text{sf}} b_{48:63} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32 bits of each intermediate product is added to the contents of the corresponding accumulator word, and the results are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

Figure 134. Odd form of vector half-word multiply (__ev_mhosmfaaw)

Table 140. __ev_mhosmfaaw (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosmfaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Signed, Modulo, Fractional and Accumulate Negative into Words

\[
d = \_\text{ev\_mhosmfanw}(a,b)
\]

// high
\[
temp_{0:31} \leftarrow a_{16:31} \times_{\text{sf}} b_{16:31}
d_{0:31} \leftarrow \text{ACC}_{0:31} - temp_{0:31}
\]

// low
\[
temp_{0:31} \leftarrow a_{48:63} \times_{\text{sf}} b_{48:63}
d_{32:63} \leftarrow \text{ACC}_{32:63} - temp_{0:31}
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32 bits of each intermediate product is subtracted from the contents of the corresponding accumulator word. The word and the results are placed into the corresponding parameter d word and into the accumulator.

Other registers altered: ACC

Figure 135. Odd form of vector half-word multiply (\_ev\_mhosmfanw)

Table 141. \_ev\_mhosmfanw (registers altered by).

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmhosmfanw (d,a,b)</td>
</tr>
</tbody>
</table>
__ev_mhosmi

Vector Multiply Half Words, Odd, Signed, Modulo, Integer (to Accumulator)

\[ d = \text{__ev_mhosmi} (a,b) \quad (A = 0) \]
\[ d = \text{__ev_mhosmia} (a,b) \quad (A = 1) \]

// high
\[ d_{0:31} \leftarrow a_{16:31} \times b_{16:31} \]
// low
\[ d_{32:63} \leftarrow a_{48:63} \times b_{48:63} \]

// update accumulator
if \( A = 1 \), then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The corresponding odd-numbered half-word signed integer elements in parameters a and b are multiplied. The two 32-bit products are placed into the corresponding words of parameter d.

If \( A = 1 \), the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

Figure 136. Vector multiply half words, odd, signed, modulo, integer (to accumulator) (__ev_mhosmi)

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmosmi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmosmia d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Signed, Modulo, Integer and Accumulate into Words

\[ d = \_\text{ev}_\text{mhosmiaaw}(a, b) \]

// high
\[ \text{temp}_{0:31} \leftarrow a_{16:31} \times \text{si} b_{16:31} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{0:31} \]

// low
\[ \text{temp}_{0:31} \leftarrow a_{48:63} \times \text{si} b_{48:63} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding odd-numbered half-word signed integer elements in parameters \( a \) and \( b \) are multiplied. Each intermediate 32-bit product is added to the contents of the corresponding accumulator word and the results are placed into the corresponding parameter \( d \) words and into the accumulator.

Other registers altered: ACC

Figure 137. Odd form of vector half-word multiply (\_\text{ev}_\text{mhosmiaaw})

Table 143. \_\text{ev}_\text{mhosmiaaw} (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>_\text{ev64_opaque}</th>
<th>_\text{ev64_opaque}</th>
<th>_\text{ev64_opaque}</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( d )</td>
<td>_\text{ev64_opaque}</td>
<td>_\text{ev64_opaque}</td>
<td>_\text{ev64_opaque}</td>
<td>\text{evmhosmiaaw ( d,a,b )}</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Signed, Modulo, Integer and Accumulate Negative into Words

d = __ev_mhosmianw (a,b)

// high
\( \text{temp}_{0:31} \leftarrow a_{16:31} \times_{s1} b_{16:31} \)
\( d_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}_{0:31} \)

// low
\( \text{temp}_{0:31} \leftarrow a_{48:63} \times_{s1} b_{48:63} \)
\( d_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp}_{0:31} \)

// update accumulator
\( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

For each word element in the accumulator, the corresponding odd-numbered half-word signed integer elements in parameters a and b are multiplied. Each intermediate 32-bit product is subtracted from the contents of the corresponding accumulator word and the results are placed into the corresponding parameter d words and into the accumulator.

Other registers altered: ACC

Figure 138. Odd form of vector half-word multiply (__ev_mhosmianw)

Table 144. __ev_mhosmianw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosmianw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhossf

Vector Multiply Half Words, Odd, Signed, Saturate, Fractional (to Accumulator)

d = __ev_mhossf (a,b)  \quad (A = 0)
d = __ev_mhossfa (a,b)  \quad (A = 1)

// high

\text{temp}_{0:31} \leftarrow a_{16:31} \times_{\text{sf}} b_{16:31}
\text{if (} a_{16:31} = 0x8000 \text{) \& (} b_{16:31} = 0x8000 \text{) then}
\quad d_{0:31} \leftarrow 0x7FFF_FFFF //saturate
\quad \text{movh} \leftarrow 1
\quad \text{else}
\quad d_{0:31} \leftarrow \text{temp}_{0:31}
\quad \text{movh} \leftarrow 0

// low

\text{temp}_{0:31} \leftarrow a_{48:63} \times_{\text{sf}} b_{48:63}
\text{if (} a_{48:63} = 0x8000 \text{) \& (} b_{48:63} = 0x8000 \text{) then}
\quad d_{32:63} \leftarrow 0x7FFF_FFFF //saturate
\quad \text{movl} \leftarrow 1
\quad \text{else}
\quad d_{32:63} \leftarrow \text{temp}_{0:31}
\quad \text{movl} \leftarrow 0

// update accumulator
\text{if A = 1 then ACC}_{0:63} \leftarrow d_{0:63}

// update SPEFSCR
SPEFSCR_{OVH} \leftarrow \text{movh}
SPEFSCR_{OV} \leftarrow \text{movl}
SPEFSCR_{SOVH} \leftarrow \text{SPEFSCR}_{SOVH} | \text{movh}
SPEFSCR_{SOV} \leftarrow \text{SPEFSCR}_{SOV} | \text{movl}

The corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied. The 32 bits of each product are placed into the corresponding words of parameter d. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: \quad \text{SPEFSCR}
\quad \text{ACC (if A = 1)}
Figure 139. Vector multiply half words, odd, signed, saturate, fractional (to Accumulator) (__ev_mhossf)

Table 145. __ev_mhossf (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosf d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Signed, Saturate, Fractional and Accumulate into Words

d = __ev_mhossfaaw (a,b)
// high
temp0:31 ← a16:31 ×sf b16:31
if \((a_{16:31} = 0x8000) \& (b_{16:31} = 0x8000)\) then
  temp0:31 ← 0x7FFF_FFFF //saturate
  movh ← 1
else
  movh ← 0
  temp0:63 ← EXTS(ACC0:31) + EXTS(temp0:31)
  ovh ← (temp31 ⊕ temp32)
d0:31 ← SATURATE(ovh, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)
// low
temp0:31 ← a48:63 ×sf b48:63
if \((a_{48:63} = 0x8000) \& (b_{48:63} = 0x8000)\) then
  temp0:31 ← 0x7FFF_FFFF //saturate
  movl ← 1
else
  movl ← 0
  temp0:63 ← EXTS(ACC32:63) + EXTS(temp0:31)
  ovl ← (temp31 ⊕ temp32)
d32:63 ← SATURATE(ovl, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)
// update accumulator
ACC0:63 ← d0:63
// update SPEFSCR
SPEFSCR_OVH ← movh
SPEFSCR_OV ← movl
SPEFSCR_SOVH ← SPEFSCR_SOVH | ovh | movh
SPEFSCR_SOV ← SPEFSCR_SOV | ovl | movl

The corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied, producing a 32-bit product. If both inputs are -1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 140. Odd form of vector half-word multiply (__ev_mhossfaaw)

![Diagram of the odd form of vector half-word multiply]

Table 146. __ev_mhossfaaw (registers altered by)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosfaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Signed, Saturate, Fractional and Accumulate Negative into Words

\[ d = \_ev\_mhosfanw\ (a, b) \]

// high
\[
\text{temp}_{0:31} \leftarrow a_{16:31} \times_{sf} b_{16:31} \\
\text{if} \ (a_{16:31} = 0x8000) \ & \ (b_{16:31} = 0x8000) \ \text{then} \\
\qquad \text{temp}_{0:31} \leftarrow 0x7FFF_FFFF // saturate \\
\text{movh} \leftarrow 1 \\
\text{else} \\
\text{movh} \leftarrow 0 \\
\text{temp}_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{0:31}) - \text{EXTS}(\text{temp}_{0:31}) \\
\text{ovh} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32}) \\
\text{d}_{0:31} \leftarrow \text{SATURATE}(\text{ovh}, \text{temp}_{31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp}_{32:63})
\]

// low
\[
\text{temp}_{0:31} \leftarrow a_{48:63} \times_{sf} b_{48:63} \\
\text{if} \ (a_{48:63} = 0x8000) \ & \ (b_{48:63} = 0x8000) \ \text{then} \\
\qquad \text{temp}_{0:31} \leftarrow 0x7FFF_FFFF // saturate \\
\text{movl} \leftarrow 1 \\
\text{else} \\
\text{movl} \leftarrow 0 \\
\text{temp}_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{32:63}) - \text{EXTS}(\text{temp}_{0:31}) \\
\text{ovl} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32}) \\
\text{d}_{32:63} \leftarrow \text{SATURATE}(\text{ovl}, \text{temp}_{31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp}_{32:63})
\]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow \text{d}_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{OVH} \leftarrow \text{movh} \]
\[ \text{SPEFSCR}_{OV} \leftarrow \text{movl} \]
\[ \text{SPEFSCR}_{SOVH} \leftarrow \text{SPEFSCR}_{SOVH} | \text{ovh} | \text{movh} \]
\[ \text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} | \text{ovl} | \text{movl} \]

The corresponding odd-numbered half-word signed fractional elements in parameters a and b are multiplied, producing a 32-bit product. If both inputs are -1.0, the result saturates to 0x7FFF_FFFF. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from either the multiply or the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 141. Odd form of vector half-word multiply (__ev_mhossfanw)

Table 147. __ev_mhossfanw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhossfanw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Signed, Saturate, Integer and Accumulate into Words

\[ d = \_ev\_mho \_si \_aaw (a,b) \]

// high
\[ temp_{0:31} \leftarrow a_{16:31} \times b_{16:31} \]
\[ temp_{0:63} \leftarrow \text{EXTS}(ACC_{0:31}) \times \text{EXTS}(temp_{0:31}) \]
\[ ovh \leftarrow (\text{temp}_{1:31} \oplus \text{temp}_{3:2}) \]
\[ d_{0:31} \leftarrow \text{SATURATE}(ovh, temp_{31}, 0x8000_0000, 0x7FFF_FFFF, temp_{32:63}) \]

// low
\[ temp_{0:31} \leftarrow a_{48:63} \times b_{48:63} \]
\[ temp_{0:63} \leftarrow \text{EXTS}(ACC_{32:63}) + \text{EXTS}(temp_{0:31}) \]
\[ ovl \leftarrow (\text{temp}_{1:31} \oplus \text{temp}_{3:2}) \]
\[ d_{32:63} \leftarrow \text{SATURATE}(ovl, temp_{31}, 0x8000_0000, 0x7FFF_FFFF, temp_{32:63}) \]

// update accumulator
\[ ACC_{0:63} \leftarrow d_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{ovh} \leftarrow ovh \]
\[ \text{SPEFSCR}_{ov} \leftarrow ovl \]
\[ \text{SPEFSCR}_{sovh} \leftarrow \text{SPEFSCR}_{sov} \oplus ovh \]
\[ \text{SPEFSCR}_{sov} \leftarrow \text{SPEFSCR}_{sov} \oplus ovl \]

The corresponding odd-numbered half-word signed integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 142. Odd form of vector half-word multiply (\_ev\_mho \_si \_aaw)

Table 148. \_ev\_mho \_si \_aaw (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmho _si _aaw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhossianw

Vector Multiply Half Words, Odd, Signed, Saturate, Integer and Accumulate Negative into Words

d = __ev_mhossianw (a, b)

// high
temp0:31 ← a16:31 × ⌈ b16:31 ⌉
temp0:63 ← EXTS(ACC0:31) - EXTS(temp0:31)
ove ← (temp31 ⊕ temp32)
d0:31 ← SATURATE(ove, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// low
temp0:31 ← a48:63 × ⌈ b48:63 ⌉
temp0:63 ← EXTS(ACC32:63) - EXTS(temp0:31)
olv ← (temp31 ⊕ temp32)
d32:63 ← SATURATE(olv, temp31, 0x8000_0000, 0x7FFF_FFFF, temp32:63)

// update accumulator
ACC0:63 ← d0:63

// update SPEFSCR
SPEFSCR_OVH ← ove
SPEFSCR_OV ← olv
SPEFSCR_OOVH ← SPEFSCR_OVH | ove
SPEFSCR_OOV ← SPEFSCR_OOV | olv

The corresponding odd-numbered half-word signed integer elements in parameter a and b are multiplied, producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 143. Odd form of vector half-word multiply (__ev_mhossianw)

Table 149. __ev_mhossianw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhossianw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Unsigned, Modulo, Fractional (to Accumulator)

\[
d = \texttt{__ev_mhoumf} (a,b) \quad (A = 0)
\]
\[
d = \texttt{__ev_mhoumfa} (a,b) \quad (A = 1)
\]

// high
\[
d_{0:31} \leftarrow a_{16:31} \times_{\text{ui}} b_{16:31}
\]

// low
\[
d_{32:63} \leftarrow a_{48:63} \times_{\text{ui}} b_{48:63}
\]

// update accumulator
if A = 1, \( ACC_{0:63} \leftarrow d_{0:63} \)

The corresponding odd-numbered half-word elements in parameters a and b are multiplied. The two 32-bit products are placed into the corresponding words of parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

Figure 144. Vector multiply half words, odd, unsigned, modulo, fractional (to accumulator) (\texttt{__ev_mhoumf})

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>evmhoumi d,a,b</td>
</tr>
<tr>
<td>1</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>evmhoumia d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer (to Accumulator)

\[
d = \text{__ev_mhoumi} (a,b) \quad (A = 0)
\]
\[
d = \text{__ev_mhoumia} (a,b) \quad (A = 1)
\]

// high
\[
d_{0:31} \leftarrow a_{16:31} \times_{ui} b_{16:31}
\]

// low
\[
d_{32:63} \leftarrow a_{48:63} \times_{ui} b_{48:63}
\]

// update accumulator
if \(A = 1\), then \(\text{ACC}_{0:63} \leftarrow d_{0:63}\)

The corresponding odd-numbered half-word unsigned integer elements in parameters \(a\) and \(b\) are multiplied. The two 32-bit products are placed into the corresponding words of parameter \(d\).

If \(A = 1\), the result in parameter \(d\) is also placed into the accumulator.

Other registers altered: ACC (if \(A = 1\))

Figure 145. Vector multiply half words, odd, unsigned, modulo, integer (to Accumulator) (\text{__ev_mhoumi})

Table 151. __ev_mhoumi (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumia d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhoumfaaw

Vector Multiply Half Words, Odd, Unsigned, Modulo, Fractional and Accumulate into Words

d = __ev_mhoumfaaw (a,b)
// high
temp00:31 ← a16:31 ×ui b16:31
d0:31 ← ACC0:31 + temp00:31
// low
temp10:31 ← a48:63 ×ui b48:63
d32:63 ← ACC32:63 + temp10:31
// update accumulator
 ACC0:63 ← d0:63

For each word element in the accumulator, the corresponding odd-numbered half-word elements in parameters a and b are multiplied. Each intermediate product is added to the contents of the corresponding accumulator word. The sums are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

Figure 146. Odd form of vector half-word multiply (__ev_mhoumfaaw)

Table 152. __ev_mhoumfaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumiaaw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhoumiaaw**

Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer and Accumulate into Words

\[ d = \text{__ev_mhoumiaaw(a,b)} \]

// high
\[ \text{temp0:31} \leftarrow a_{16:31} \times u_i b_{16:31} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp0:31} \]

// low
\[ \text{temp0:31} \leftarrow a_{48:63} \times u_i b_{48:63} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding odd-numbered half-word unsigned integer elements in parameters a and b are multiplied. Each intermediate product is added to the contents of the corresponding accumulator word. The sums are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

**Figure 147. Odd form of vector half-Word multiply (\text{__ev_mhoumiaaw})**

**Table 153. \text{__ev_mhoumiaaw} (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumiaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Unsigned, Modulo, Fractional and Accumulate Negative into Words

\[ d = \text{__ev_mhoumfanw}(a,b) \]

// high
\[ \text{temp}_{0:31} \leftarrow a_{0:15} \times u \ b_{0:15} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}_{0:31} \]

// low
\[ \text{temp}_{1:31} \leftarrow a_{32:47} \times u \ b_{32:47} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp}_{1:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding odd-numbered half word elements in parameters a and b are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator word. The results are placed into the corresponding parameter d and accumulator words.

Other registers altered: ACC

Figure 148. Odd form of vector half-word multiply (__ev_mhoumfanw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumanw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mhoumianw

Vector Multiply Half Words, Odd, Unsigned, Modulo, Integer and Accumulate Negative into Words

\[ d = \text{__ev_mhoumianw}(a, b) \]

// high
\[ \text{temp}_{0:31} \leftarrow a_{0:15} \times_{u1} b_{0:15} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} \cdot \text{temp}_{0:31} \]

// low
\[ \text{temp}_{0:31} \leftarrow a_{32:47} \times_{u1} b_{32:47} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} \cdot \text{temp}_{0:31} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding odd-numbered half-word unsigned integer elements in parameters \( a \) and \( b \) are multiplied. Each intermediate product is subtracted from the contents of the corresponding accumulator word. The results are placed into the corresponding parameter \( d \) and accumulator words.

Other registers altered: ACC

**Figure 149. Odd form of vector half-word multiply (__ev_mhoumianw)**

**Table 155. __ev_mhoumianw (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhoumianw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Unsigned, Saturate, Fractional and Accumulate into Words

\[ d = \_ev\_mhoufaaw\ (a,b) \]

// high
\[
\text{temp0\_0:31} \leftarrow a_{16:31} \times\text{ui} b_{16:31} \\
\text{temp0\_0:63} \leftarrow \text{EXTZ(ACC\_0:31)} + \text{EXTZ(temp0\_0:31)} \\
\text{if temp0\_31} = 1 \\
\quad d_{0:31} \leftarrow 0xFFFF\_FFFF //\text{overflow} \\
\text{ovh} \leftarrow 1 \\
\text{else} \\
\quad d_{0:31} \leftarrow \text{temp0\_32:63} \\
\text{ovh} \leftarrow 0 \\
\]

// low
\[
\text{temp1\_0:31} \leftarrow a_{48:63} \times\text{ui} b_{48:63} \\
\text{temp1\_0:63} \leftarrow \text{EXTZ(ACC\_32:63)} + \text{EXTZ(temp1\_0:31)} \\
\text{if temp1\_31} = 1 \\
\quad d_{32:63} \leftarrow 0xFFFF\_FFFF //\text{overflow} \\
\text{ovl} \leftarrow 1 \\
\text{else} \\
\quad d_{32:63} \leftarrow \text{temp1\_32:63} \\
\text{ovl} \leftarrow 0 \\
\]

// update accumulator
\[
\text{ACC\_0:63} \leftarrow d_{0:63} \\
\]

// update SPEFSCR
\[
\text{SPEFSCR\_OVH} \leftarrow \text{ovh} \\
\text{SPEFSCR\_OV} \leftarrow \text{ovl} \\
\text{SPEFSCR\_SOVH} \leftarrow \text{SPEFSCR\_SOVH} | \text{ovh} \\
\text{SPEFSCR\_SOV} \leftarrow \text{SPEFSCR\_SOV} | \text{ovl} \\
\]

For each word element in the accumulator, the corresponding odd-numbered half word elements in parameters a and b are multiplied. Each product is added to the corresponding accumulator word contents. If a sum overflows, the appropriate saturation value is placed into the corresponding parameter d and accumulator words. Otherwise, the sums are placed there. The SPEFSCR records overflow or summary overflow information.

Other registers altered: SPEFSCR ACC
Figure 150. Odd form of vector half word multiply (__ev_mhousfaaw)

![Diagram](image)

Table 156. __ev_mhousfaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhou siaaw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mhousiaaw**

Vector Multiply Half Words, Odd, Unsigned, Saturate, Integer and Accumulate into Words

\[ d = \text{__ev_mhousiaaw}(a, b) \]

// high
\[
\begin{align*}
temp_{0:31} & \leftarrow a_{16:31} \times_{ui} b_{16:31} \\
temp_{0:63} & \leftarrow \text{EXTZ}(\text{ACC}_{0:31}) + \text{EXTZ}(\text{temp}_{0:31}) \\
\text{ovh} & \leftarrow \text{temp}_{31} \\
d_{0:31} & \leftarrow \text{SATURATE}(%ovh, 0, 0x\text{FFFF_FFFF}, 0x\text{FFFF_FFFF}, \text{temp}_{32:63})
\end{align*}
\]

// low
\[
\begin{align*}
temp_{0:31} & \leftarrow a_{48:63} \times_{ui} b_{48:63} \\
temp_{0:63} & \leftarrow \text{EXTZ}(\text{ACC}_{32:63}) + \text{EXTZ}(\text{temp}_{0:31}) \\
\text{ovl} & \leftarrow \text{temp}_{31} \\
d_{32:63} & \leftarrow \text{SATURATE}(\text{ovl}, 0, 0x\text{FFFF_FFFF}, 0x\text{FFFF_FFFF}, \text{temp}_{32:63})
\end{align*}
\]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

// update SPEFSCR
\[ \begin{align*}
\text{SPEFSCR}_{O VH} & \leftarrow \text{ovh} \\
\text{SPEFSCR}_{OV} & \leftarrow \text{ovl} \\
\text{SPEFSCR}_{SO VH} & \leftarrow \text{SPEFSCR}_{SO VH} \mid \text{ovh} \\
\text{SPEFSCR}_{SO V} & \leftarrow \text{SPEFSCR}_{SO V} \mid \text{ovl}
\end{align*} \]

For each word element in the accumulator, corresponding odd-numbered half-word unsigned integer elements in parameters a and b are multiplied, producing a 32-bit product. Each 32-bit product is then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 151. Odd form of vector half word multiply (__ev_mhousiaaw)

Table 157. __ev_mhousiaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhouisiaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Unsigned, Saturate, Fractional and Accumulate Negative into Words

\[ d = \text{__ev_mhousfanw}(a, b) \]

// high
\[
\text{temp0}_{0:31} \leftarrow a_{16:31} \times u \ b_{16:31}
\]
\[
\text{temp0}_{0:63} \leftarrow \text{EXTZ}(\text{ACC}_{0:31}) - \text{EXTZ}(\text{temp0}_{0:31})
\]
if temp0_{31} = 1
\[
d_{0:31} \leftarrow 0xFFFF_FFFF // overflow
\]
ovh \leftarrow 1
else
\[
d_{0:31} \leftarrow \text{temp0}_{32:63}
\]
ovh \leftarrow 0
// low
\[
\text{temp1}_{0:31} \leftarrow a_{48:63} \times u \ b_{48:63}
\]
\[
\text{temp1}_{0:63} \leftarrow \text{EXTZ}(\text{ACC}_{32:63}) - \text{EXTZ}(\text{temp1}_{0:31})
\]
if temp1_{31} = 1
\[
d_{32:63} \leftarrow 0xFFFF_FFFF // overflow
\]
ol \leftarrow 1
else
\[
d_{32:63} \leftarrow \text{temp1}_{32:63}
\]
ol \leftarrow 0
// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]
// update SPEFSCR
\[
\text{SPEFSCR}_{OH} \leftarrow \text{ovh}
\]
\[
\text{SPEFSCR}_{OV} \leftarrow \text{ol}
\]
\[
\text{SPEFSCR}_{OVOH} \leftarrow \text{SPEFSCR}_{OVOH} | \text{ovh}
\]
\[
\text{SPEFSCR}_{OV} \leftarrow \text{SPEFSCR}_{OV} | \text{ol}
\]

For each word element in the accumulator, the corresponding odd-numbered half word elements in parameters a and b are multiplied. Each product is subtracted from the accumulator word contents. If a result overflows, the appropriate saturation value is placed into the corresponding parameter d and accumulator words. Otherwise, the sums are placed there. The SPEFSCR records overflow or summary overflow information.

Other registers altered: SPEFSCR ACC
Figure 152. Odd form of vector half word multiply (__ev_mhousfanw)

Table 158. __ev_mhousfanw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmhosianw d, a, b</td>
</tr>
</tbody>
</table>
Vector Multiply Half Words, Odd, Unsigned, Saturate, Integer and Accumulate Negative into Words

\[ d = \_ev\_m housianw \left( a, b \right) \]

// high
\[ \text{temp0:31} \leftarrow a_{16:31} \times_{\text{ui}} b_{16:31} \]
\[ \text{temp0:63} \leftarrow \text{EXTZ(ACC}_{0:31}) - \text{EXTZ(temp0:31)} \]
\[ \text{ovh} \leftarrow \text{temp31} \]
\[ d_{0:31} \leftarrow \text{SATURATE(ovh, 0, 0, 0, temp32:63)} \]

//low
\[ \text{temp0:31} \leftarrow a_{48:63} \times_{\text{ui}} b_{48:63} \]
\[ \text{temp0:63} \leftarrow \text{EXTZ(ACC}_{32:63}) - \text{EXTZ(temp0:31)} \]
\[ \text{ovl} \leftarrow \text{temp31} \]
\[ d_{32:63} \leftarrow \text{SATURATE(ovl, 0, 0, 0, temp32:63)} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh} \]
\[ \text{SPEFSCR}_{\text{OV}} \leftarrow \text{ovl} \]
\[ \text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} \mid \text{ovh} \]
\[ \text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{ovl} \]

For each word element in the accumulator, corresponding odd-numbered half-word unsigned integer elements in parameters \( a \) and \( b \) are multiplied, producing a 32-bit product. Each 32-bit product is then subtracted from the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter \( d \) and the accumulator.

If there is an overflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC
Figure 153. Odd form of vector half word multiply (__ev_mhousianw)

Table 159. __ev_mhousianw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>__ev64Opaque</td>
<td>evmhosianw d,a,b</td>
</tr>
</tbody>
</table>
Initialize Accumulator

\[
d = \text{__ev_mra}(a)
\]

\[
\text{ACC}_{0:63} \leftarrow a_{0:63}
\]

\[
d_{0:63} \leftarrow a_{0:63}
\]

The contents of parameter \(a\) are written into the accumulator and copied into parameter \(d\). This is the method for initializing the accumulator.

Other registers altered: ACC

---

**Figure 154. Initialize accumulator (**\text{__ev_mra}**)**

---

**Table 160. **\text{__ev_mra}**( registers altered by).**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{evmra } d,a</td>
</tr>
</tbody>
</table>
Vector Multiply Word High Signed, Modulo, Fractional (to Accumulator)

\[
d = \text{__ev_mwshsmf}(a,b) \quad (A = 0)
\]

\[
d = \text{__ev_mwshsmfa}(a,b) \quad (A = 1)
\]

\[
\text{temp}_{0:63} \leftarrow a_{0:31} \times_{sf} b_{0:31}
\]

\[
d_{0:31} \leftarrow \text{temp}_{0:31}
\]

\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times_{sf} b_{32:63}
\]

\[
d_{32:63} \leftarrow \text{temp}_{0:31}
\]

// update accumulator
if A = 1 then ACC_{0:63} \leftarrow d_{0:63}

The corresponding word signed fractional elements in parameters a and b are multiplied, and bits 0–31 of the two products are placed into the two corresponding words of parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

Figure 155. Vector multiply word high signed, modulo, fractional (to accumulator) (\text{__ev_mwshsmf})

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhsmf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhsdfa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word High Signed, Modulo, Integer (to Accumulator)

\[ d = \text{\_ev\_mwhsmi}\ (a, b) \quad (A = 0) \]
\[ d = \text{\_ev\_mwhsmia}\ (a, b) \quad (A = 1) \]

// high
\[ \text{temp}_{0:63} \leftarrow a_{0:31} \times b_{0:31} \]
\[ d_{0:31} \leftarrow \text{temp}_{0:31} \]

// low
\[ \text{temp}_{0:63} \leftarrow a_{32:63} \times b_{32:63} \]
\[ d_{32:63} \leftarrow \text{temp}_{0:31} \]

// update accumulator
if \( A = 1 \) then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The corresponding word signed integer elements in parameters \( a \) and \( b \) are multiplied. Bits 0–31 of the two 64-bit products are placed into the two corresponding words of parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

Figure 156. Vector multiply word high signed, modulo, integer (to Accumulator) (\text{\_ev\_mwhsmi})

Table 162. \text{\_ev\_mwhsmi} (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>evmwhsmi d,a,b</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>A = 1</td>
<td>evmwhsmia d,a,b</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
__ev_mwhssf

Vector Multiply Word High Signed, Saturate, Fractional (to Accumulator)
\[ d = \text{__ev_mwhssf} (a, b) \] (A = 0)
\[ d = \text{__ev_mwhssf} (a, b) \] (A = 1)

// high
\[ \text{temp}_{0:63} \leftarrow a_{0:31} \times_{sf} b_{0:31} \]
if \((a_{0:31} = 0x8000_0000) \& (b_{0:31} = 0x8000_0000)\) then
\[ d_{0:31} \leftarrow 0x7FFF_FFFF // saturate \]
\[ \text{movh} \leftarrow 1 \]
else
\[ d_{0:31} \leftarrow \text{temp}_{0:31} \]
\[ \text{movh} \leftarrow 0 \]

// low
\[ \text{temp}_{0:63} \leftarrow a_{32:63} \times_{sf} b_{32:63} \]
if \((a_{32:63} = 0x8000_0000) \& (b_{32:63} = 0x8000_0000)\) then
\[ d_{32:63} \leftarrow 0x7FFF_FFFF // saturate \]
\[ \text{movl} \leftarrow 1 \]
else
\[ d_{32:63} \leftarrow \text{temp}_{0:31} \]
\[ \text{movl} \leftarrow 0 \]

// update accumulator
if \( A = 1 \) then \[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

// update SPEFSCR
SPEFSCR\_OVH \leftarrow \text{movh}
SPEFSCR\_OV \leftarrow \text{movl}
SPEFSCR\_SOVH \leftarrow SPEFSCR\_SOVH | \text{movh}
SPEFSCR\_SOV \leftarrow SPEFSCR\_SOV | \text{movl}

The corresponding word signed fractional elements in parameters a and b are multiplied. Bits 0–31 of each product are placed into the corresponding words of parameter d. If both inputs are -1.0, the result saturates to the largest positive signed fraction and the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC (if A = 1)
Figure 157. Vector multiply word high signed, saturate, fractional (to Accumulator)(__ev_mwhssf)

Table 163. __ev_mwhssf (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhssf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhssfa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word High Unsigned, Modulo, Fractional (to Accumulator)

\[ d = \text{__ev_mwhumf}(a,b) \quad (A = 0) \]

\[ d = \text{__ev_mwhumf}(a,b) \quad (A = 1) \]

// high
\[
\text{temp}_0:63 \leftarrow a_{0:31} \times_{ui} b_{0:31}
\]
\[
d_{0:31} \leftarrow \text{temp}_0:31
\]

// low
\[
\text{temp}_1:63 \leftarrow a_{32:63} \times_{ui} b_{32:63}
\]
\[
d_{32:63} \leftarrow \text{temp}_1:31
\]

// update accumulator
if \( A = 1 \), \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The corresponding word unsigned integer elements in parameters \( a \) and \( b \) are multiplied. Bits 0–31 of the two products are placed into the two corresponding words of parameter \( d \).

If \( A = 1 \), the result in parameter \( d \) is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

**Figure 158. Vector multiply word high unsigned, modulo, integer (to accumulator) (**__ev_mwhumi**)**

<table>
<thead>
<tr>
<th>( A )</th>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>( A = 0 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhumi d,a,b</td>
</tr>
<tr>
<td>( A = 1 )</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhumia d,a,b</td>
</tr>
</tbody>
</table>
**Vector Multiply Word High Unsigned, Modulo, Integer (to Accumulator)**

\[
d = \text{__ev_mwhumi}(a,b) \quad (A = 0)
\]

\[
d = \text{__ev_mwhumia}(a,b) \quad (A = 1)
\]

// high
\[
temp_{0:63} \leftarrow a_{0:31} \times_{u1} b_{0:31}
\]
\[
d_{0:31} \leftarrow temp_{0:31}
\]

// low
\[
temp_{0:63} \leftarrow a_{32:63} \times_{u1} b_{32:63}
\]
\[
d_{32:63} \leftarrow temp_{0:31}
\]

// update accumulator
if A = 1, ACC_{0:63} \leftarrow d_{0:63}

The corresponding word unsigned integer elements in parameters a and b are multiplied. Bits 0–31 of the two products are placed into the two corresponding words of parameter d. If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

**Figure 159. Vector multiply word high unsigned, modulo, integer (to accumulator) (__ev_mwhumi)**

**Table 165. __ev_mwhumi (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwhumi d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Signed, Modulo, Integer and Accumulate in Words

\[ d = \text{__ev_mwlsmiaaw}(a,b) \]

// high
\[ \text{temp}_0:63 \leftarrow a_{0:31} \times b_{0:31} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} + \text{temp}_{32:63} \]

// low
\[ \text{temp}_0:63 \leftarrow a_{32:63} \times b_{32:63} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} + \text{temp}_{32:63} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding word signed integer elements in parameters \(a\) and \(b\) are multiplied. The least significant 32 bits of each intermediate product is added to the contents of the corresponding accumulator words, and the result is placed into parameter \(d\) and the accumulator.

Other registers altered: \(\text{ACC}\)

Figure 160. Vector multiply word low signed, modulo, integer and accumulate in words (\text{__ev_mwlsmiaaw})

Table 166. \text{__ev_mwlsmiaaw} (registers altered by).

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>(__ev64_opaque)</td>
<td>(__ev64_opaque)</td>
<td>(__ev64_opaque)</td>
<td>(\text{evmwlsmiaaw}) (d,a,b)</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Signed, Modulo, Integer and Accumulate Negative in Words

\[ d = \text{\_ev\_mwlsmianw}(a,b) \]

// high
\[ \text{temp}_{0:63} \leftarrow a_{0:31} \times b_{0:31} \]
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} - \text{temp}_{32:63} \]

// low
\[ \text{temp}_{0:63} \leftarrow a_{32:63} \times b_{32:63} \]
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} - \text{temp}_{32:63} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

For each word element in the accumulator, the corresponding word elements in parameters a and b are multiplied. The least significant 32 bits of each intermediate product is subtracted from the contents of the corresponding accumulator words, and the result is placed in parameter d and the accumulator.

Other registers altered: ACC

Figure 161. Vector multiply word low signed, modulo, integer and accumulate negative in words (\text{\_ev\_mwlsmianw})

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmwismfanw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Signed, Saturate, Integer and Accumulate in Words

\[ d = \_\text{ev\_mwlssiaaw} (a, b) \]

// high
\[
\text{temp}_{0:63} \leftarrow a_{0:31} \times b_{0:31}
\text{temp}_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{0:31}) + \text{EXTS(temp}_{32:63})
\text{ovh} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\text{d}_{0:31} \leftarrow \text{SATURATE(ovh, temp}_{31}, 0x8000\_0000, 0x7FFF\_FFFF, \text{temp}_{32:63})
\]

// low
\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times b_{32:63}
\text{temp}_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{32:63}) + \text{EXTS(temp}_{32:63})
\text{ovl} \leftarrow (\text{temp}_{31} \oplus \text{temp}_{32})
\text{d}_{32:63} \leftarrow \text{SATURATE(ovl, temp}_{31}, 0x8000\_0000, 0x7FFF\_FFFF, \text{temp}_{32:63})
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow \text{d}_{0:63}
\]

// update SPEFSCR
\[
\text{SPEFSCR}_{OVH} \leftarrow \text{ovh}
\text{SPEFSCR}_{OV} \leftarrow \text{ovl}
\text{SPEFSCR}_{SOVH} \leftarrow \text{SPEFSCR}_{SOV} \mid \text{ovh}
\text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} \mid \text{ovl}
\]

The corresponding word signed integer elements in parameters a and b are multiplied, producing a 64-bit product. The least significant 32 bits of each product are then added to the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

**Figure 162. Vector multiply word low signed, saturate, integer and accumulate in words (\_\text{ev\_mwlssiaaw})**

**Table 168. \_\text{ev\_mwlssiaaw} (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_\text{ev64_opaque}</td>
<td>_\text{ev64_opaque}</td>
<td>_\text{ev64_opaque}</td>
<td>ev\text{mwlssiaaw} _\text{d,a,b}</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Signed, Saturate, Integer and Accumulate Negative in Words

\[ d = \_\text{ev\_mwlssianw} (a, b) \]

// high
\[ \text{temp0}_{63} \leftarrow a_{0:31} \times b_{0:31} \]
\[ \text{temp0}_{63} \leftarrow \text{EXTS} (\text{ACC0}_{31}) - \text{EXTS} (\text{temp32}_{63}) \]
\[ \text{ovh} \leftarrow (\text{temp1}_{11} \oplus \text{temp2}) \]
\[ d_{0:31} \leftarrow \text{SATURATE} (\text{ovh}, \text{temp31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp32}_{63}) \]

// low
\[ \text{temp0}_{63} \leftarrow a_{32:63} \times b_{32:63} \]
\[ \text{temp0}_{63} \leftarrow \text{EXTS} (\text{ACC32}_{63}) - \text{EXTS} (\text{temp32}_{63}) \]
\[ \text{ovl} \leftarrow (\text{temp1}_{11} \oplus \text{temp2}) \]
\[ d_{32:63} \leftarrow \text{SATURATE} (\text{ovl}, \text{temp31}, 0x8000_0000, 0x7FFF_FFFF, \text{temp32}_{63}) \]

// update accumulator
\[ \text{ACC0}_{63} \leftarrow d_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR}_{ovh} \leftarrow \text{ovh} \]
\[ \text{SPEFSCR}_{ov} \leftarrow \text{ovl} \]
\[ \text{SPEFSCR}_{sovh} \leftarrow \text{SPEFSCR}_{sov} \oplus \text{ovh} \]
\[ \text{SPEFSCR}_{sov} \leftarrow \text{SPEFSCR}_{sov} \oplus \text{ovl} \]

The corresponding word signed integer elements in parameters a and b are multiplied, producing a 64-bit product. The least significant 32 bits of each product are then subtracted from the corresponding word in the accumulator, saturating if overflow or underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow or underflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 163. Vector multiply word low signed, saturate, integer and accumulate negative in words (\_\text{ev\_mwlssianw})

Table 169. \_\text{ev\_mwlssianw} (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>\text{ev_mwlssianw d,a,b}</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Unsigned, Modulo, Integer

d = \texttt{__ev_mwlumi} (a, b)

d = \texttt{__ev_mwlumia} (a, b)

// high
\texttt{temp}_{0:63} \leftarrow a_{0:31} \times_{ui} b_{0:31}
\texttt{d}_{0:31} \leftarrow \texttt{temp}_{32:63}

// low
\texttt{temp}_{0:63} \leftarrow a_{32:63} \times_{ui} b_{32:63}
\texttt{d}_{32:63} \leftarrow \texttt{temp}_{32:63}

// update accumulator
If A = 1 then \texttt{ACC}_{0:63} \leftarrow \texttt{d}_{0:63}

The corresponding word unsigned integer elements in parameters a and b are multiplied. The least significant 32 bits of each product are placed into the two corresponding words of parameter d.

\textbf{Note:} The least significant 32 bits of the product are independent of whether the word elements in parameters a and b are treated as signed or unsigned 32-bit integers.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

\textbf{Note:} The \texttt{evmwlumi} and \texttt{evmwlumia} can be used for signed or unsigned integers.

Figure 164. Vector multiply word low unsigned, modulo, integer (\texttt{__ev_mwlumi})

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>evmwlumi d,a,b</td>
</tr>
<tr>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>evmwlumia d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate in Words

\[
d = \text{__ev_mwlumiaaw} \,(a,b)
\]

// high
\[
t_{0:63} \leftarrow a_{0:31} \times_{ui} b_{0:31}
\]
\[
d_{0:31} \leftarrow \text{ACC}_{0:31} + t_{32:63}
\]

// low
\[
t_{0:63} \leftarrow a_{32:63} \times_{ui} b_{32:63}
\]
\[
d_{32:63} \leftarrow \text{ACC}_{32:63} + t_{32:63}
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding word unsigned integer elements in parameters a and b are multiplied. The least significant 32 bits of each product are added to the contents of the corresponding accumulator word, and the result is placed into the corresponding parameter d and accumulator word.

Other registers altered: ACC

Figure 165. Vector multiply word low unsigned, modulo, integer and accumulate in words (__ev_mwlumiaaw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwlumiaaw d,a,b</td>
</tr>
</tbody>
</table>
__ev_mwlumianw

Vector Multiply Word Low Unsigned, Modulo, Integer and Accumulate Negative in Words

\[
d = \text{__ev_mwlumianw} (a,b)
\]

// high
\[
temp_{0:63} \leftarrow a_{0:31} \times_{ui} b_{0:31}
\]
\[
d_{0:31} \leftarrow ACC_{0:31} - temp_{32:63}
\]

// low
\[
temp_{0:63} \leftarrow a_{32:63} \times_{ui} b_{32:63}
\]
\[
d_{32:63} \leftarrow ACC_{32:63} - temp_{32:63}
\]

// update accumulator
\[
ACC_{0:63} \leftarrow d_{0:63}
\]

For each word element in the accumulator, the corresponding word unsigned integer elements in parameters a and b are multiplied. The least significant 32 bits of each product are subtracted from the contents of the corresponding accumulator word, and the result is placed into parameter d and the accumulator.

Other registers altered: ACC

Figure 166. Vector multiply word low unsigned, modulo, integer and accumulate negative in words (__ev_mwlumianw)

Table 172. __ev_mwlumianw (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwlumianw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate in Words

\[ d = \text{__ev_mwlusiaaw}(a,b) \]

// high
\[ \text{temp}_{0:63} \leftarrow a_{0:31} \times b_{0:31} \]
\[ \text{temp}_{0:63} \leftarrow \text{EXTZ}(\text{ACC}_{0:31}) + \text{EXTZ}(\text{temp}_{32:63}) \]
\[ \text{ovh} \leftarrow \text{temp}_{31} \]
\[ d_{0:31} \leftarrow \text{SATURATE}(\text{ovh}, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, \text{temp}_{32:63}) \]

// low
\[ \text{temp}_{0:63} \leftarrow a_{32:63} \times b_{32:63} \]
\[ \text{temp}_{0:63} \leftarrow \text{EXTZ}(\text{ACC}_{32:63}) + \text{EXTZ}(\text{temp}_{32:63}) \]
\[ \text{ovl} \leftarrow \text{temp}_{31} \]
\[ d_{32:63} \leftarrow \text{SATURATE}(\text{ovl}, 0, 0xFFFF_FFFF, 0xFFFF_FFFF, \text{temp}_{32:63}) \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

// update SPEFSCR
\[ \text{SPEFSCR_{ovh}} \leftarrow \text{ovh} \]
\[ \text{SPEFSCR_{ov}} \leftarrow \text{ovl} \]
\[ \text{SPEFSCR_{GOVH}} \leftarrow \text{SPEFSCR_{GOVH}} \cup \text{ovh} \]
\[ \text{SPEFSCR_{GOV}} \leftarrow \text{SPEFSCR_{GOV}} \cup \text{ovl} \]

For each word element in the accumulator, corresponding word unsigned integer elements in parameters a and b are multiplied, producing a 64-bit product. The least significant 32 bits of each product are then added to the corresponding word in the accumulator, saturating if overflow occurs, and the result is placed in parameter d and the accumulator.

If there is an overflow from the addition, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 167. Vector multiply word low unsigned, saturate, integer and accumulate in words (__ev_mwlusiaaw)

Table 173. __ev_mwlusiaaw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwlusiaaw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Low Unsigned, Saturate, Integer and Accumulate Negative in Words

\[
d = \text{__ev_mwlusianw} (a, b)
\]

// high
\[
temp_{0:63} \leftarrow a_{0:31} \times u_0 \ b_{0:31}
\]
\[
temp_{0:63} \leftarrow \text{EXTZ(ACC}_{0:31}) - \text{EXTZ(temp}_{32:63})
\]
\[
ov_{0:31} \leftarrow \text{SATURATE}(ovh, 0, 0x0000_0000, 0x0000_0000, temp_{32:63})
\]

// low
\[
temp_{0:63} \leftarrow a_{32:63} \times u_0 \ b_{32:63}
\]
\[
temp_{0:63} \leftarrow \text{EXTZ(ACC}_{32:63}) - \text{EXTZ(temp}_{32:63})
\]
\[
ov_{1:31} \leftarrow \text{SATURATE}(ovl, 0, 0x0000_0000, 0x0000_0000, temp_{32:63})
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

// update SPEFSCR
\[
\text{SPEFSCR}_{OVH} \leftarrow ovh
\]
\[
\text{SPEFSCR}_{OV} \leftarrow ovl
\]
\[
\text{SPEFSCR}_{SOVH} \leftarrow \text{SPEFSCR}_{SOVH} | ovh
\]
\[
\text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} | ovl
\]

For each word element in the accumulator, corresponding word unsigned integer elements in parameters a and b are multiplied, producing a 64-bit product. The least significant 32 bits of each product are then subtracted from the corresponding word in the accumulator, saturating if underflow occurs, and the result is placed in parameter d and the accumulator.

If there is an underflow from the subtraction, the overflow and summary overflow bits are recorded in the SPEFSCR.

Other registers altered: SPEFSCR ACC

Figure 168. Vector multiply word low unsigned, saturate, integer and accumulate negative in words (\text{__ev_mwlusianw})

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>evmwlusianw d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Signed, Modulo, Fractional (to Accumulator)

Table 175. \texttt{__ev_mwsmf} (registers altered by).

<table>
<thead>
<tr>
<th>\textbf{A}</th>
<th>\textbf{d}</th>
<th>\textbf{a}</th>
<th>\textbf{b}</th>
<th>\textbf{Maps to}</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{evmwsmf d,a,b}</td>
</tr>
<tr>
<td>A = 1</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{__ev64_opaque}</td>
<td>\texttt{evmwsmfa d,a,b}</td>
</tr>
</tbody>
</table>

\[ d_{0:63} \leftarrow a_{32:63} \times_{sf} b_{32:63} \]

// update accumulator
if A = 1 then ACC\(_{0:63}\) \leftarrow d_{0:63}

The corresponding low word signed fractional elements in parameters a and b are multiplied. The product is placed into parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

Figure 169. Vector multiply word signed, modulo, fractional (to Accumulator) \texttt{(__ev_mwsmf)}
Vector Multiply Word Signed, Modulo, Fractional and Accumulate

\[ d = \text{__ev_mwsmfaa} (a,b) \]

\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times_{\text{sf}} b_{32:63} \\
\text{d}_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63} \\
\text{update accumulator} \\
\text{ACC}_{0:63} \leftarrow \text{d}_{0:63}
\]

The corresponding low word signed fractional elements in parameters a and b are multiplied. The intermediate product is added to the contents of the 64-bit accumulator and the result is placed in parameter \(d\) and the accumulator.

Other registers altered: ACC

**Figure 170. Vector multiply word signed, modulo, fractional and Accumulate (**__ev_mwsmfaa**)**

**Table 177. __ev_mwsmfaa (registers altered by).**

<table>
<thead>
<tr>
<th>(d)</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evmwsfmaa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Signed, Modulo, Fractional and Accumulate Negative

\[
d = \text{__ev_mwsmfan\ (a,b)}
\]

\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times f b_{32:63}
\]

\[
d_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63}
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The corresponding low word signed fractional elements in parameters a and b are multiplied. The intermediate product is subtracted from the contents of the accumulator, and the result is placed in parameter d and the accumulator.

Other registers altered: ACC

**Figure 171. Vector multiply word signed, modulo, fractional, and accumulate Negative (**\text{__ev_mwsmfan}\ **)**

**Table 178. __ev_mwsmfan (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsmdfan d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mwsmi**

Vector Multiply Word Signed, Modulo, Integer (to Accumulator)

\[
d = \texttt{__ev_mwsmi} (a, b) \quad (A = 0)
d = \texttt{__ev_mwsmia} (a, b) \quad (A = 1)
\]

\[
a_{32:63} \times b_{32:63} \leftarrow d_{0:63}
\]

// update accumulator
if \( A = 1 \) then \( \text{ACC}_{0:63} \leftarrow d_{0:63} \)

The low word signed integer elements in parameters a and b are multiplied. The product is placed into the parameter d.

If \( A = 1 \), the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if \( A = 1 \))

Figure 172. Vector multiply word signed, modulo, integer (to Accumulator)

(__ev_mwsmi)

![Diagram of __ev_mwsmi](image)

Table 179. __ev_mwsmi (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsmi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsmia d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Signed, Modulo, Integer and Accumulate

\[
d = \text{ev}_\text{mwsmiaa}(a, b)
\]

\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times b_{32:63}
\]

\[
d_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63}
\]

// update accumulator

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The low word signed integer elements in parameters a and b are multiplied. The intermediate product is added to the contents of the 64-bit accumulator, and the result is placed into parameter d and the accumulator.

Other registers altered: ACC

**Figure 173. Vector multiply word signed, modulo, integer and accumulate (\text{ev}_\text{mwsmiaa})**

**Table 180. \text{ev}_\text{mwsmiaa} (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{ev64}_\text{opaque}</td>
<td>\text{ev64}_\text{opaque}</td>
<td>\text{ev64}_\text{opaque}</td>
<td>\text{evmwsmiaa d,a,b}</td>
</tr>
</tbody>
</table>
Vector Multiply Word Signed, Modulo, Integer and Accumulate Negative

d = __ev_mwsmian (a,b)

\[ \text{temp}_{0:63} \leftarrow a_{32:63} \times b_{32:63} \]

\[ d_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63} \]

// update accumulator

\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

The corresponding low word signed integer elements in parameters a and b are multiplied. The intermediate product is subtracted from the contents of the 64-bit accumulator and the result is placed into parameter d and the accumulator.

Other registers altered: ACC

Figure 174. Vector multiply word signed, modulo, integer and accumulate Negative (__ev_mwsmian)

Table 181. __ev_mwsmian (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwsian d,a,b</td>
</tr>
</tbody>
</table>
**__ev_mwssf**

Vector Multiply Word Signed, Saturate, Fractional (to Accumulator)

\[
d = \text{__ev_mwssf} (a, b) \\
(A = 0)
\]

\[
d = \text{__ev_mwssfa} (a, b) \\
(A = 1)
\]

\[
\text{temp}0:63 \leftarrow a_{32:63} \times_{\text{sf}} b_{32:63}
\]

if \((a_{32:63} = 0x8000_0000) \& (b_{32:63} = 0x8000_0000)\) then

\[
d_{0:63} \leftarrow 0x7FFF_FFFF_FFFF_FFFF //\text{saturate}
\]

\[
\text{mov} \leftarrow 1
\]

else

\[
d_{0:63} \leftarrow \text{temp}0_{:63}
\]

\[
\text{mov} \leftarrow 0
\]

// update accumulator
if \(A = 1\) then \(\text{ACC}_{0:63} \leftarrow d_{0:63}\)

// update SPEFSCR
\(\text{SPEFSCR}_{\text{OVH}} \leftarrow 0\)

\(\text{SPEFSCR}_{\text{OV}} \leftarrow \text{mov}\)

\(\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} \mid \text{mov}\)

The low word signed fractional elements in parameters a and b are multiplied. The 64-bit product is placed into parameter d. If both inputs are -1.0, the result saturates to the largest positive signed fraction, and the overflow and summary overflow bits are recorded in the SPEFSCR.

If \(A = 1\), the result in parameter d is also placed into the accumulator.

Other registers altered: SPEFSCR ACC (if \(A = 1\))

**Figure 175. Vector multiply word signed, saturate, fractional (to Accumulator)**

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwssf d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwssfa d,a,b</td>
</tr>
</tbody>
</table>
_ev_mwssfaa

Vector Multiply Word Signed, Saturate, Fractional and Accumulate

\[ d = \text{__ev_mwssfaa}(a, b) \]

\[ \text{temp}_{0:63} \leftarrow a_{32:63} \times_{\text{sf}} b_{32:63} \]

if \((a_{32:63} = 0x8000_0000) \& (b_{32:63} = 0x8000_0000)\) then
\[ \text{temp}_{0:63} \leftarrow 0x7FFF_FFFF_FFFF_FFFF \] //saturate
\[ \text{mov} \leftarrow 1 \]
else
\[ \text{mov} \leftarrow 0 \]
\[ \text{temp}_{0:64} \leftarrow \text{EXTS}({\text{ACC}}_{0:63}) + \text{EXTS}(\text{temp}_{0:63}) \]
\[ \text{ov} \leftarrow (\text{temp}_{0} \oplus \text{temp}_{1}) \]
\[ d_{0:63} \leftarrow \text{temp}_{1:64} \]
// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]
// update SPEFSCR
\[ \text{SPEFSCR}_{OVH} \leftarrow 0 \]
\[ \text{SPEFSCR}_{OV} \leftarrow \text{mov} \]
\[ \text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} | \text{ov} | \text{mov} \]

The low word signed fractional elements in parameters a and b are multiplied, producing a 64-bit product. If both inputs are -1.0, the product saturates to the largest positive signed fraction. The 64-bit product is added to the accumulator, and the result is placed in parameter d and in the accumulator.

If there is an overflow from the multiply, the overflow and summary overflow bits are recorded in the SPEFSCR.

*Note:* There is no saturation on the addition with the accumulator.

Other registers altered: SPEFSCR ACC
Figure 176. Vector multiply word signed, saturate, fractional and accumulate
(__ev_mwssfaa)

Table 183. __ev_mwssfaa (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwssfaa d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Signed, Saturate, Fractional and Accumulate Negative

\[
d = \text{__ev_mwssfan} (a, b)
\]

\[
temp_{0:63} \leftarrow a_{32:63} \times_{\text{sf}} b_{32:63}
\]

if \( a_{32:63} = 0x8000\_0000 \) \& \( b_{32:63} = 0x8000\_0000 \) then

\[
temp_{0:63} \leftarrow 0x7FFF\_FFFF\_FFFF\_FFFF \quad \text{//saturation}
\]

\[
\text{mov} \leftarrow 1
\]

else

\[
\text{mov} \leftarrow 0
\]

\[
temp_{0:64} \leftarrow \text{EXTS(ACC}_{0:63}) - \text{EXTS(temp}_{0:63})
\]

\[
\text{ov} \leftarrow (\text{temp}_0 \oplus \text{temp}_1)
\]

\[
d_{0:63} \leftarrow \text{temp}_{1:64}
\]

// update accumulator

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

// update SPEFSCR

\[
\text{SPEFSCR}_{OVH} \leftarrow 0
\]

\[
\text{SPEFSCR}_{OV} \leftarrow \text{mov}
\]

\[
\text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} \mid \text{ov} \mid \text{mov}
\]

The low word signed fractional elements in parameters a and b are multiplied producing a 64-bit product. If both inputs are -1.0, the product saturates to the largest positive signed fraction. The 64-bit product is then subtracted from the accumulator and the result is placed in parameter d and the accumulator.

If there is an overflow from the multiply, the overflow and summary overflow bits are recorded in the SPEFSCR.

Note: There is no saturation on the subtraction with the accumulator.

Other registers altered: SPEFSCR ACC
Figure 177. Vector multiply word signed, saturate, fractional and accumulate
Negative (__ev_mwssfan)

Table 184. __ev_mwssfan (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwssfan d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Unsigned, Modulo, Integer (to Accumulator)

\[
d = \text{__ev_mwumi} (a, b) \quad (A = 0)
\]

\[
d = \text{__ev_mwumia} (a, b) \quad )A = 1)
\]

\[
d_{0:63} \leftarrow a_{32:63} \times_{ui} b_{32:63}
\]

// update accumulator
if A = 1 then ACC_{0:63} \leftarrow d_{0:63}

The low word unsigned integer elements in parameters a and b are multiplied to form a 64-bit product that is placed into parameter d.

If A = 1, the result in parameter d is also placed into the accumulator.

Other registers altered: ACC (if A = 1)

Figure 178. Vector multiply word unsigned, modulo, integer (to Accumulator)
(__ev_mwumi)

Table 185. __ev_mwumi (registers altered by).

<table>
<thead>
<tr>
<th>A</th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = 0</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwumi d,a,b</td>
</tr>
<tr>
<td>A = 1</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evmwumia d,a,b</td>
</tr>
</tbody>
</table>
Vector Multiply Word Unsigned, Modulo, Integer and Accumulate

d = __ev_mwumiaa (a,b)

\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times_{ui} b_{32:63}
\]

\[
d_{0:63} \leftarrow \text{ACC}_{0:63} + \text{temp}_{0:63}
\]

// update accumulator

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The low word unsigned integer elements in parameters a and b are multiplied. The intermediate product is added to the contents of the 64-bit accumulator, and the resulting value is placed into the accumulator and into parameter d.

Other registers altered: ACC

Figure 179. Vector multiply word unsigned, modulo, integer and accumulate (__ev_mwumiaa)

Table 186. __ev_mwumiaa (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>a</td>
<td>b</td>
<td></td>
<td>__ev64_opaque __ev64_opaque __ev64_opaque evmwumiaa d,a,b</td>
</tr>
</tbody>
</table>
__ev_mwumian

Vector Multiply Word Unsigned, Modulo, Integer and Accumulate Negative

\[
d = \text{__ev_mwumian}(a,b)
\]

\[
\text{temp}_{0:63} \leftarrow a_{32:63} \times_{\text{ui}} b_{32:63}
\]

\[
d_{0:63} \leftarrow \text{ACC}_{0:63} - \text{temp}_{0:63}
\]

// update accumulator

\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

The low word unsigned integer elements in parameters a and b are multiplied. The intermediate product is subtracted from the contents of the 64-bit accumulator, and the resulting value is placed into the accumulator and into parameter d.

Other registers altered: ACC

Figure 180. Vector multiply word unsigned, modulo, integer and accumulate Negative (__ev_mwumian)

Table 187. __ev_mwumian (registers altered by).

<table>
<thead>
<tr>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>
__ev_nand

Vector NAND

d = __ev_nand (a, b)
d_{0:31} ← ¬(a_{0:31} \& b_{0:31}) // Bitwise NAND
d_{32:63} ← ¬(a_{32:63} \& b_{32:63}) // Bitwise NAND

Each element of parameters a and b are bitwise NANDed. The result is placed in the corresponding element of parameter d.

Figure 181. Vector NAND (__ev_nand)

<table>
<thead>
<tr>
<th>0</th>
<th>31</th>
<th>32</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>a</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>b</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>NAND</td>
<td></td>
<td>NAND</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>d</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 188. __ev_nand (registers altered by).

<table>
<thead>
<tr>
<th></th>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evnand d, a, b</td>
<td></td>
</tr>
</tbody>
</table>
__ev_neg

Vector Negate

d = __ev_neg(a)
d_{0:31} \leftarrow \text{NEG}(a_{0:31})
d_{32:63} \leftarrow \text{NEG}(a_{32:63})

The negative of each element of parameter a is placed in parameter d. The negative of 0x8000_0000 (most negative number) returns 0x8000_0000. No overflow is detected.

Figure 182. Vector negate (__ev_neg)

Table 189. __ev_neg (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evneg d,a,b</td>
</tr>
</tbody>
</table>
Vector NOR

\[ d = \text{__ev_nor}(a, b) \]

\[ d_{0:31} \leftarrow \neg(a_{0:31} \mid b_{0:31}) \quad // \text{Bitwise NOR} \]

\[ d_{32:63} \leftarrow \neg(a_{32:63} \mid b_{32:63}) \quad // \text{Bitwise NOR} \]

Each element of parameters \( a \) and \( b \) is bitwise NORed. The result is placed in the corresponding element of parameter \( d \).

\textbf{Note:} Use \textit{evnand} or \textit{evnor} for \textit{evnot}.

\begin{figure}[h]
  \centering
  \includegraphics[width=\textwidth]{vector_nor.png}
  \caption{Vector NOR (\texttt{evnorr})}
\end{figure}

Simplified mnemonic: \textit{evnot} \( d, a \) performs a complement register. \textit{evnot} \( d, a \) equivalent to \textit{evnor} \( d, a, a \)

\begin{table}[h]
  \centering
  \begin{tabular}{|c|c|c|c|c|}
    \hline
    \textit{d} & \textit{a} & \textit{b} & Maps to \\
    \hline
    \_ev64opaque & \_ev64opaque & \_ev64opaque & \textit{evnor} \( d, a, b \) \\
    \hline
  \end{tabular}
  \caption{\texttt{__ev_nor} (registers altered by).}
\end{table}
__ev_or

Vector OR

\[ d = \text{__ev_or}(a,b) \]

\[ d_{0:31} \leftarrow a_{0:31} \mid b_{0:31} \quad \text{// Bitwise OR} \]

\[ d_{32:63} \leftarrow a_{32:63} \mid b_{32:63} \quad \text{// Bitwise OR} \]

Each element of parameters a and b is bitwise ORed. The result is placed in the corresponding element of parameter d.

Figure 184. Vector OR (__ev_or)

Simplified mnemonic: \text{evmr} d,a handles moving of the full 64-bit SPE register.

\text{evmr} d,a \quad \text{equivalent to} \quad \text{evor} d,a,a

Table 191. __ev_or (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evor d,a,b</td>
</tr>
</tbody>
</table>
Vector OR with Complement

\[ d = \_ev\_orc\ (a,b) \]
\[ d_{0:31} \leftarrow a_{0:31} \mid \neg b_{0:31} \] // Bitwise ORC
\[ d_{32:63} \leftarrow a_{32:63} \mid \neg b_{32:63} \] // Bitwise ORC

Each element of parameter \( a \) is bitwise ORed with the complement of parameter \( b \). The result is placed in the corresponding element of parameter \( d \).

**Figure 185. Vector OR with complement (**\_ev\_orc**)**

<table>
<thead>
<tr>
<th>Table 192. <strong>_ev_orc</strong> (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>_ev64_opaque</strong></td>
</tr>
<tr>
<td>----------------------</td>
</tr>
<tr>
<td>d</td>
</tr>
</tbody>
</table>
Vector Rotate Left Word

\[ d = \text{__ev_rlw}(a, b) \]
\[ nh \leftarrow b_{27:31} \]
\[ nl \leftarrow b_{59:63} \]
\[ d_{0:31} \leftarrow \text{ROTL}(a_{0:31}, nh) \]
\[ d_{32:63} \leftarrow \text{ROTL}(a_{32:63}, nl) \]

Each of the high and low elements of parameter \( a \) is rotated left by an amount specified in parameter \( b \). The result is placed into parameter \( d \). Rotate values for each element of parameter \( a \) are found in bit positions \( b[27–31] \) and \( b[59–63] \).

Figure 186. Vector rotate left word (__ev_rlw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>ev64_opaque</td>
<td>ev64_opaque</td>
<td>ev64_opaque</td>
<td>evrlw d,a,b</td>
</tr>
</tbody>
</table>
__ev_rlwi

Vector Rotate Left Word Immediate

\[ d = \text{__ev_rlwi}(a, b) \]
\[ n \leftarrow \text{UIMM} \]
\[ d_{0:31} \leftarrow \text{ROTL}(a_{0:31}, n) \]
\[ d_{32:63} \leftarrow \text{ROTL}(a_{32:63}, n) \]

Both the high and low elements of parameter \( a \) are rotated left by an amount specified by a 5-bit immediate value.

Figure 187. Vector rotate left word immediate (__ev_rlwi)

Table 194. __ev_rlwi (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evrlwi ( d, a, b )</td>
</tr>
</tbody>
</table>
__ev_rndw

Vector Round Word

\[ d = \text{__ev_rndw}(a) \]
\[ d_{0:31} \leftarrow (a_{0:31} + 0x00008000) \mod 0xFFFF0000 \]
\[ d_{32:63} \leftarrow (a_{32:63} + 0x00008000) \mod 0xFFFF0000 \]

The 32-bit elements of parameter \( a \) are rounded into 16 bits. The result is placed into parameter \( d \). The resulting 16 bits are placed in the most significant 16 bits of each element of parameter \( d \), zeroing out the low order 16 bits of each element.

Table 195. __ev_rndw (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evrndw d,a</td>
</tr>
</tbody>
</table>
**__ev_select_eq**

Vector Select Equal

\[ e = __ev_select_eq(a, b, c, d) \]
if \((a_{0:31} = b_{0:31})\) then \(e_{0:31} \leftarrow c_{0:31}\)
else \(e_{0:31} \leftarrow d_{0:31}\)

if \((a_{32:63} = b_{32:63})\) then \(e_{32:63} \leftarrow c_{32:63}\)
else \(e_{32:63} \leftarrow d_{32:63}\)

This intrinsic returns a concatenated value of the upper and lower bits of parameters \(c\) or \(d\) based on the sizes of the upper and lower bits of parameters \(a\) and \(b\). The \(__ev_select_*\) functions work like the ‘? :’ operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a = b? c : d\).

Figure 189. Vector select equal (__ev_select_eq)

Table 196. __ev_select_eq (registers altered by).

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpeq x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
Vector Select Floating-Point Equal

\[ e = \_\text{ev}_\text{select}_\text{fs}_\text{eq}(a, b, c, d) \]

if \((a_{0:31} = b_{0:31})\) then \(e_{0:31} \leftarrow c_{0:31}\)
else \(e_{0:31} \leftarrow d_{0:31}\)

if \((a_{32:63} = b_{32:63})\) then \(e_{32:63} \leftarrow c_{32:63}\)
else \(e_{32:63} \leftarrow d_{32:63}\)

This intrinsic returns a concatenated value of the upper and lower bits of parameter \(c\) or \(d\) based on the sizes of the upper and lower bits of parameters \(a\) and \(b\). The \_\text{ev}_\text{select}_\text{*} functions work like the \(? :\) operator in the C programming language. For example, the aforementioned intrinsic maps to the following logical expression: \(a = b ? c : d\).

Figure 190. Vector select Floating-Point equal (\_\text{ev}_\text{select}_\text{fs}_\text{eq})

Table 197. \_\text{ev}_\text{select}_\text{fs}_\text{eq} (registers altered by).

<table>
<thead>
<tr>
<th>\text{e}</th>
<th>\text{a}</th>
<th>\text{b}</th>
<th>\text{c}</th>
<th>\text{d}</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_\text{ev64}_\text{opaque}</td>
<td>_\text{ev64}_\text{opaque}</td>
<td>_\text{ev64}_\text{opaque}</td>
<td>_\text{ev64}_\text{opaque}</td>
<td>_\text{ev64}_\text{opaque}</td>
<td>\text{evfscmpeq x,a,b} evsel e,c,d,x</td>
</tr>
</tbody>
</table>
__ev_select_fs_gt

Vector Select Floating-Point Greater Than

\[
e = __ev_select_fs_gt(a, b, c, d)
\]

\[
\begin{align*}
&\text{if } (a_{0:31} > b_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31} \\
&\text{else } e_{0:31} \leftarrow d_{0:31} \\
&\text{if } (a_{32:63} > b_{32:63}) \text{ then } e_{32:63} \leftarrow c_{32:63} \\
&\text{else } e_{32:63} \leftarrow d_{32:63}
\end{align*}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ? : operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \( a > b \) ? \( c \) : \( d \).

Figure 191. Vector select Floating-Point greater than (__ev_select_fs_gt)

Table 198. __ev_select_fs_gt (registers altered by).

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpgt x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
Vector Select Floating-Point Less Than

e = __ev_select_fs_lt(a, b, c, d)
if (a_{0:31} < b_{0:31}) then e_{0:31} ← c_{0:31}
else e_{0:31} ← d_{0:31}
if (a_{32:63} < b_{32:63}) then e_{32:63} ← c_{32:63}
else e_{32:63} ← d_{32:63}

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The __ev_select_* functions work like the ? : operator in C. For example, the aforementioned intrinsic maps to the following logical expression: a < b? c : d.

Figure 192. Vector select Floating-Point less than (__ev_select_fs_lt)

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmplt x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
**__ev_select_fs_tst_eq**

Vector Select Floating-Point Test Equal

\[
e = \_ev\_select\_fs\_tst\_eq(a, b, c, d)
\]

If \(a_{0:31} = b_{0:31}\) then \(e_{0:31} \leftarrow c_{0:31}\)

Else \(e_{0:31} \leftarrow d_{0:31}\)

If \(a_{32:63} = b_{32:63}\) then \(e_{32:63} \leftarrow c_{32:63}\)

Else \(e_{32:63} \leftarrow d_{32:63}\)

This intrinsic returns a concatenated value of the upper and lower bits of parameter \(c\) or \(d\) based on the sizes of the upper and lower bits of parameters \(a\) and \(b\). The \(\_ev\_select\_\ast\) functions work like the \(? :\) operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a = b? c : d\). This intrinsic differs from \(\_ev\_select\_fs\_eq\) because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \(\_ev\_select\_fs\_eq\) instead.

**Figure 193. Vector select Floating-Point test equal (__ev_select_fs_tst_eq)**

**Table 200. __ev_select_fs_tst_eq (registers altered by).**

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststeq x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
Vector Select Floating-Point Test Greater Than

\[ e = \text{__ev_select_fs_tst_gt}(a, b, c, d) \]

if \((a_{0:31} > b_{0:31})\) then \(e_{0:31} \leftarrow c_{0:31}\)
else \(e_{0:31} \leftarrow d_{0:31}\)
if \((a_{32:63} > b_{32:63})\) then \(e_{32:63} \leftarrow c_{32:63}\)
else \(e_{32:63} \leftarrow d_{32:63}\)

This intrinsic returns a concatenated value of the upper and lower bits of parameter \(c\) or \(d\) based on the sizes of the upper and lower bits of parameters \(a\) and \(b\). The \texttt{__ev_select_*} functions work like the \\
\texttt{? :} operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a > b \ ? c : d\). This intrinsic differs from \texttt{__ev_select_fs_gt} because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \texttt{__ev_select_fs_gt} instead.

Figure 194. Vector select Floating-Point test greater than (\texttt{__ev_select_fs_tst_gt})

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststgt x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
__ev_select_fs_tst_lt

Vector Select Floating-Point Test Less Than

\[ e = \text{__ev_select_fs_tst_lt}(a, b, c, d) \]

if \( a_{0:31} < b_{0:31} \) then \( e_{0:31} \leftarrow c_{0:31} \)
else \( e_{0:31} \leftarrow d_{0:31} \)

if \( a_{32:63} < b_{32:63} \) then \( e_{32:63} \leftarrow c_{32:63} \)
else \( e_{32:63} \leftarrow d_{32:63} \)

This intrinsic returns a concatenated value of the upper and lower bits of parameter \( c \) or \( d \) based on the sizes of the upper and lower bits of parameters \( a \) and \( b \). The \(__ev_select_*\) functions work like the \( ? : \) operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \( a < b? c : d \). This intrinsic differs from \(__ev_select_fs_lt\) because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \(__ev_select_fs_lt\) instead.

Figure 195. Vector select Floating-Point test less than (__ev_select_fs_tst_lt)

Table 202. __ev_select_fs_tst_lt (registers altered by).

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfststlt x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
Vector Select Greater Than Signed

\[
e = \_\text{ev\_select\_gts}(a, b, c, d)
\]

if \((a_{0:31} >_{\text{signed}} b_{0:31})\) then \(e_{0:31} \leftarrow c_{0:31}\)
else \(e_{0:31} \leftarrow d_{0:31}\)

if \((a_{32:63} >_{\text{signed}} b_{32:63})\) then \(e_{32:63} \leftarrow c_{32:63}\)
else \(e_{32:63} \leftarrow d_{32:63}\)

This intrinsic returns a concatenated value of the upper and lower bits of parameter \(c\) or \(d\) based on the sizes of the upper and lower bits of parameters \(a\) and \(b\). The \(\_\text{ev\_select\_*}\) functions work like the \(? :\) operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a > b ? c : d\).

Figure 196. Vector select greater than signed (\(\_\text{ev\_select\_gts}\))

Table 203. \(\_\text{ev\_select\_gts}\) (registers altered by).

<table>
<thead>
<tr>
<th>(e)</th>
<th>(a)</th>
<th>(b)</th>
<th>(c)</th>
<th>(d)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpgts x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
Vector Select Greater Than Unsigned

\[ e = \text{__ev_select_gt}_u(a, b, c, d) \]
\[
\text{if } (a_{0:31} > \text{unsigned } c_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31} \\
\text{else } e_{0:31} \leftarrow d_{0:31} \\
\text{if } (a_{32:63} > \text{unsigned } b_{32:63}) \text{ then } e_{32:63} \leftarrow c_{32:63} \\
\text{else } e_{32:63} \leftarrow d_{32:63}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter c or d based on the sizes of the upper and lower bits of parameters a and b. The \text{__ev_select_}^* functions work like the ? : operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \( a > b? c : d \).

Figure 197. Vector select greater than unsigned (\text{__ev_select_gt}_u)

<table>
<thead>
<tr>
<th>e</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgtu x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
**__ev_select_lts**

Vector Select Less Than Signed

\[
e = \text{__ev_select_lts}(a, b, c, d)
\]

\[
\text{if } (a_{0:31} <_{\text{signed}} b_{0:31}) \text{ then } e_{0:31} \leftarrow c_{0:31}
\]

\[
\text{else } e_{0:31} \leftarrow d_{0:31}
\]

\[
\text{if } (a_{32:63} <_{\text{signed}} b_{32:63}) \text{ then } e \leftarrow c_{32:63}
\]

\[
\text{else } e \leftarrow d_{32:63}
\]

This intrinsic returns a concatenated value of the upper and lower bits of parameter \(c\) or \(d\) based on the sizes of the upper and lower bits of parameters \(a\) and \(b\). The \texttt{__ev_select_*} functions work like the \texttt{? :} operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \(a < b\)? \(c : d\).

**Figure 198. Vector select less than signed (**\texttt{__ev_select_lts}**)**

| Table 205. **__ev_select_lts** (registers altered by). |
|---|---|---|---|---|
| **e** | **a** | **b** | **c** | **d** | **Maps to** |
| \texttt{__ev64_opaque} | \texttt{__ev64_opaque} | \texttt{__ev64_opaque} | \texttt{__ev64_opaque} | \texttt{__ev64_opaque} | \texttt{evcmpilts x,a,b evsel e,c,d,x} |
Vector Select Less Than Unsigned

\[ e = \text{__ev_select_ltu}(a,b,c,d) \]

if \( (a_{0:31} \ll \text{unsigned} \ b_{0:31}) \) then \( e_{0:31} \leftarrow c_{0:31} \)
else \( e_{0:31} \leftarrow d_{0:31} \)

if \( (a_{32:63} \ll \text{unsigned} \ b_{32:63}) \) then \( e_{32:63} \leftarrow c_{32:63} \)
else \( e_{32:63} \leftarrow d_{32:63} \)

This intrinsic returns a concatenated value of the upper and lower bits of parameter \( c \) or \( d \) based on the sizes of the upper and lower bits of parameters \( a \) and \( b \). The \( \text{__ev_select_}^* \) functions work like the \( ? : \) operator in C. For example, the aforementioned intrinsic maps to the following logical expression: \( a < b \? c : d \).

Figure 199. Vector select less than unsigned (\( \text{__ev_select_ltu} \))

<table>
<thead>
<tr>
<th>e</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpltu x,a,b evsel e,c,d,x</td>
</tr>
</tbody>
</table>
__ev_slw

Vector Shift Left Word

\[ d = __ev_slw(a, b) \]
\[ \text{nh} \leftarrow b_{26:31} \]
\[ \text{nl} \leftarrow b_{58:63} \]
\[ d_{0:31} \leftarrow \text{SL}(a_{0:31}, \text{nh}) \]
\[ d_{32:63} \leftarrow \text{SL}(a_{32:63}, \text{nl}) \]

Each of the high and low elements of parameter \( a \) are shifted left by an amount specified in parameter \( b \). The result is placed into parameter \( d \). The separate shift amounts for each element are specified by 6 bits in parameter \( b \) that lie in bit positions 26–31 and 58–63.

Shift amounts from 32 to 63 give a zero result.

Figure 200. Vector shift left word (__ev_slw)

Table 207. __ev_slw (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evslw d,a,b</td>
</tr>
</tbody>
</table>
**__ev_slwi**

Vector Shift Left Word Immediate

\[
d = __ev_slwi (a, b) \\
\nonespace n \leftarrow \text{UIMM} \\
d_{0:31} \leftarrow \text{SL}(a_{0:31}, n) \\
d_{32:63} \leftarrow \text{SL}(a_{32:63}, n)
\]

Both high and low elements of parameter a are shifted left by the 5-bit UIMM value, and the results are placed in parameter d.

**Figure 201. Vector shift left word immediate (__ev_slwi)**

<table>
<thead>
<tr>
<th>Table 208. __ev_slwi (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
</tr>
<tr>
<td>__ev64_opaque</td>
</tr>
</tbody>
</table>
Vector Splat Fractional Immediate

d = __ev_splatfi(a)
\[d_{0:31} \leftarrow \text{SIMM} \ || \ 2^7 \]
\[d_{32:63} \leftarrow \text{SIMM} \ || \ 2^7 \]

The 5-bit immediate value is padded with trailing zeros and placed in both elements of parameter d, as shown in Figure 202. The SIMM ends up in bit positions d[0–4] and d[32–36].

Figure 202. Vector splat fractional immediate (__ev_splatfi)

| Table 209. __ev_splatfi (registers altered by). |
|-----------------|-----------------|-----------------|
| d              | a               | Maps to         |
| __ev64_opaque  | 5-bit signed    | evsplatfi d,a   |
__ev_splati

Vector Splat Immediate

\[ d = \text{__ev_splati}(a) \]

\[ d_{0:31} \leftarrow \text{EXTS} \text{ (SIMM)} \]

\[ d_{32:63} \leftarrow \text{EXTS} \text{ (SIMM)} \]

The 5-bit immediate value is sign-extended and placed in both elements of parameter \( d \), as shown in Figure 203.

**Figure 203. __ev_splati sign extend**

![Figure 203](image)

**Table 210. __ev_splati (registers altered by).**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>5-bit signed</td>
<td>evsplat1 ( d,a )</td>
</tr>
</tbody>
</table>
__ev_srwis

Vector Shift Right Word Immediate Signed

\[ d = \text{__ev_srwis}(a,b) \]
\[ n \leftarrow \text{UIMM} \]
\[ d_{0:31} \leftarrow \text{EXTS}(a_{0:31-n}) \]
\[ d_{32:63} \leftarrow \text{EXTS}(b_{32:63-n}) \]

Both high and low elements of parameter \( a \) are shifted right by the 5-bit UIMM value. Bits in the most significant positions vacated by the shift are filled with a copy of the sign bit.

**Figure 204. Vector shift right word immediate signed (__ev_srwis)**

| Table 211. __ev_srwis (registers altered by). |
|----------------|----------------|----------------|----------------|
| \( d \)       | \( a \)        | \( b \)        | Maps to        |
| __ev64_opaque | __ev64_opaque  | 5-bit unsigned | evsrwis \( d,a,b \) |
__ev_srwiu

Vector Shift Right Word Immediate Unsigned

d = __ev_srwiu(a,b)

\[ n \leftarrow \text{UIMM} \]

\[ d_{0:31} \leftarrow \text{EXTZ}(a_{0:31-n}) \]

\[ d_{32:63} \leftarrow \text{EXTZ}(a_{32:63-n}) \]

Both high and low elements of parameter a are shifted right by the 5-bit UIMM value; 0 bits are shifted in to the most significant position. Bits in the most significant positions vacated by the shift are filled with a zero bit.

Figure 205. Vector shift right word immediate unsigned (__ev_srwiu)

![Figure 205](image)

Table 212. __ev_srwiu (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evsrwiu d,a,b</td>
</tr>
</tbody>
</table>
Vector Shift Right Word Signed

\[ d = \text{__ev\_srws}(a,b) \]

\[ \text{nh} \leftarrow b_{26:31} \]

\[ \text{nl} \leftarrow b_{58:63} \]

\[ d_{0:31} \leftarrow \text{EXTS}(a_{0:31}-\text{nh}) \]

\[ d_{32:63} \leftarrow \text{EXTS}(a_{32:63}-\text{nl}) \]

Both the high and low elements of parameter \( a \) are shifted right by an amount specified in parameter \( b \). The result is placed into parameter \( d \). The separate shift amounts for each element are specified by 6 bits in parameter \( b \) that lie in bit positions 26–31 and 58–63. The sign bits are shifted in to the most significant position.

Shift amounts from 32 to 63 give a result of 32 sign bits.

**Figure 206. Vector shift right word signed (**__ev\_srws**)**

**Table 213. __ev\_srws (registers altered by).**

<table>
<thead>
<tr>
<th></th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>d</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
</tr>
<tr>
<td></td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evsrws d,a,b</td>
</tr>
</tbody>
</table>
Vector Shift Right Word Unsigned

\[
d = \text{__ev_srwu}(a,b)
\]

\[
\begin{align*}
\text{nh} &\leftarrow b_{26:31} \\
\text{nl} &\leftarrow b_{58:63} \\
\text{d}_{0:31} &\leftarrow \text{EXTZ}(a_{0:31}-\text{nh}) \\
\text{d}_{32:63} &\leftarrow \text{EXTZ}(a_{32:63}-\text{nl})
\end{align*}
\]

Both the high and low elements of parameter \(a\) are shifted right by an amount specified in parameter \(b\). The result is placed into parameter \(d\). The separate shift amounts for each element are specified by 6 bits in parameter \(b\) that lie in bit positions 26–31 and 58–63. Zero bits are shifted in to the most significant position.

Shift amounts from 32 to 63 give a zero result.

Figure 207. Vector shift right word unsigned (\text{__ev_srwu})

Table 214. \text{__ev_srwu} (registers altered by).

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{__ev64_opaque}</td>
<td>\text{evsrwu d,a,b}</td>
</tr>
</tbody>
</table>
__ev_stdd

Vector Store Double of Double

\[ d = \text{__ev_stdd}(a, b, c) \]
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + EXTZ(UIMM*8)
MEM(EA, 8) ← RS_{0:63}

The contents of rS are stored as a double word in storage addressed by EA.

*Figure 208* shows how bytes are stored in memory as determined by the endian mode.

*Figure 208.* __ev_stdd results in big- and little-endian modes

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not double-word aligned.

**Table 215.** __ev_stdd (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evstdd d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_stddx

Vector Store Double of Double Indexed

d = __ev_stddx(a,b,c)
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
MEM(EA,8) ← RS0:63

The contents of RS are stored as a double word in storage addressed by EA.

Figure 209 shows how bytes are stored in memory as determined by the endian mode.

Figure 209. __ev_stdd[x] results in Big- and Little-Endian modes

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
</tr>
</tbody>
</table>

Note: During implementation, an alignment exception occurs if the EA is not double-word aligned.

Table 216. __ev_stddx (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>int32_t</td>
<td>evstddx d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_stdh

Vector Store Double of Four Half Words

d = __ev_stdh (a,b,c)
if (a = 0) then temp ← 0
else temp ← a
EA ← temp + EXTZ(C*8)
MEM(EA, 2) ← RS0:15
MEM(EA+2, 2) ← RS16:31
MEM(EA+4, 2) ← RS32:47
MEM(EA+6, 2) ← RS48:63

The contents of RS are stored as four half words in storage addressed by EA.

*Figure 210* shows how bytes are stored in memory as determined by the endian mode.

**Figure 210.** __ev_stdh results in Big- and Little-Endian modes

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>b</td>
<td>a</td>
<td>d</td>
<td>c</td>
<td>f</td>
<td>e</td>
<td>h</td>
<td>g</td>
</tr>
</tbody>
</table>

**Note:** During implementation, an alignment exception occurs if the EA is not double-word aligned.

**Table 217.** __ev_stdh (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evstdh d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_stdhx

Vector Store Double of Four Half Words Indexed

\[ d = \text{__ev_stdhx} (a, b, c) \]

if \( a = 0 \) then temp ← 0
else temp ← (a)
EA ← temp + (b)
MEM(EA, 2) ← RS\(_{0:15}\)
MEM(EA+2, 2) ← RS\(_{16:31}\)
MEM(EA+4, 2) ← RS\(_{32:47}\)
MEM(EA+6, 2) ← RS\(_{48:63}\)

The contents of rS are stored as four half words in storage addressed by EA.

*Figure 211* shows how bytes are stored in memory as determined by the endian mode.

**Figure 211. __ev_stdhx results in Big- and Little-Endian modes**

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>b</td>
<td>a</td>
<td>d</td>
<td>c</td>
<td>f</td>
<td>e</td>
<td>h</td>
<td>g</td>
</tr>
</tbody>
</table>

**Note:** During implementation, an alignment exception occurs if the EA is not double-word aligned.

**Table 218. __ev_stdhx (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>int32_t</td>
<td>evstdhx d,a,b,c</td>
</tr>
</tbody>
</table>
**__ev_stdw__**

Vector Store Double of Two Words

\[ d = \text{__ev_stdw}\ (a,b,c) \]

if \((a = 0)\) then \(\text{temp} \leftarrow 0\)
else \(\text{temp} \leftarrow (a)\)

\(\text{EA} \leftarrow \text{temp} + \text{EXTZ(UIMM}*8)\)
\(\text{MEM}(\text{EA},4) \leftarrow \text{RS}_{0:31}\)
\(\text{MEM}(\text{EA}+4,4) \leftarrow \text{RS}_{32:63}\)

The contents of rS are stored as two words in storage addressed by EA.

*Figure 212* shows how bytes are stored in memory as determined by the endian mode.

**Figure 212. __ev_stdw results in Big- and Little-Endian modes**

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not double-word aligned.

**Table 219. __ev_stdw (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>5-bit unsigned</td>
<td>evstdw d,a,b,c</td>
</tr>
</tbody>
</table>
Vector Store Double of Two Words Indexed

\[
d = \_{\text{ev}}_{\text{stdwx}}(a, b, c)
\]

if \((a = 0)\) then \(\text{temp} \leftarrow 0\)

else \(\text{temp} \leftarrow (a)\)

\(\text{EA} \leftarrow \text{temp} + (b)\)

\(\text{MEM}(\text{EA}, 4) \leftarrow RS_{0:31}\)

\(\text{MEM}(\text{EA}+4, 4) \leftarrow RS_{32:63}\)

The contents of rS are stored as two words in storage addressed by EA.

*Figure 213* shows how bytes are stored in memory as determined by the endian mode.

**Figure 213. \(_{\text{ev}}_{\text{stdwx}}\) results in Big- and Little-Endian modes**

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>4</td>
<td>5</td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
</tr>
</tbody>
</table>

**Note:** During implementation, an alignment exception occurs if the EA is not double-word aligned.

**Table 220. \(_{\text{ev}}_{\text{stdwx}}\) (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>(_{\text{ev64}}) _opaque</td>
<td>(_{\text{ev64}}) _opaque</td>
<td>int32_t</td>
<td>evstdwx d,a,b,c</td>
</tr>
</tbody>
</table>
_ev_stwhe

Vector Store Word of Two Half Words from Even

\[ d = \text{__ev_stwhe}(a, b, c) \]

if (a = 0) then temp ← 0
else temp ← (a)

EA ← temp + EXTZ(UIMM*4)
MEM(EA, 2) ← RS_0:15
MEM(EA+2, 2) ← RS_32:47

The even half words from each element of rS are stored as two half words in storage addressed by EA.

Figure 214 shows how bytes are stored in memory as determined by the endian mode.

Table 221. __ev_stwhe (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evstdwhe d,a,b</td>
</tr>
</tbody>
</table>
Vector Store Word of Two Half Words from Even Indexed

d = __ev_stwhex (a, b, c)
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
MEM(EA, 2) ← RS0:15
MEM(EA+2, 2) ← RS32:47

The even half words from each element of rS are stored as two half words in storage addressed by EA.

*Figure 215* shows how bytes are stored in memory as determined by the endian mode.

**Figure 215.** __ev_stwhex results in Big- and Little-Endian modes

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>e</td>
<td>f</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>b</td>
<td>a</td>
<td>f</td>
<td>e</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not word-aligned.

**Table 222.** __ev_stwhex (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evstwhex d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_stwho

Vector Store Word of Two Half Words from Odd

\[ d = __ev_stwho(a, b, c) \]

\[
\text{if } (a = 0) \text{ then } \text{temp} \leftarrow 0 \\
\text{else } \text{temp} \leftarrow (a) \\
\text{EA} \leftarrow \text{temp} + \text{EXTZ(UIMM*4)} \\
\text{MEM(EA, 2)} \leftarrow RS_{16:31} \\
\text{MEM(EA+2, 2)} \leftarrow RS_{48:63}
\]

The odd half words from each element of rS are stored as two half words in storage addressed by EA.

Figure 216. __ev_stwho results in Big- and Little-Endian modes

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>c</td>
<td>d</td>
<td>g</td>
<td>h</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>d</td>
<td>c</td>
<td>h</td>
<td>g</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 223. __ev_stwho (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evstwho d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_stwhox

Vector Store Word of Two Half Words from Odd Indexed

d = __ev_stwhox (a,b,c)
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
MEM(EA,2) ← RS_{16:31}
MEM(EA+2,2) ← RS_{48:63}

The odd half words from each element of rS are stored as two half words in storage addressed by EA.

Figure 217 shows how bytes are stored in memory as determined by the endian mode.

Figure 217. __ev_stwhox results in Big- and Little-Endian modes

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>c</td>
<td>d</td>
<td>g</td>
<td>h</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>d</td>
<td>c</td>
<td>h</td>
<td>g</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note: During implementation, an alignment exception occurs if the EA is not word-aligned.

Table 224. __ev_stwhox (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evstwhox d,a,b,c</td>
</tr>
</tbody>
</table>
Vector Store Word of Word from Even

\[ d = \text{ev_stwwe}(a,b,c) \]

if \((a = 0)\) then temp ← 0
else temp ← (a)

EA ← temp + EXTZ(UIMM*4)

MEM(EA, 4) ← RS_{0:31}

The even word of \(rS\) is stored in storage addressed by EA.

*Figure 218* shows how bytes are stored in memory as determined by the endian mode.

*Figure 218. \text{ev_stwwe} results in Big- and Little-Endian modes*

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not word-aligned.

*Table 225. \text{ev_stwwe} (registers altered by).*

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>\text{ev64_opaque}</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>\text{evstwwe d,a,b,c}</td>
</tr>
</tbody>
</table>
__ev_stwwex

Vector Store Word of Word from Even Indexed

d = __ev_stwwex (a,b,c)
if (a = 0) then temp ← 0
else temp ← (a)
EA ← temp + (b)
MEM(EA, 4) ← RS₀:₃₁

The even word of rS is stored in storage addressed by EA.

*Figure 219* shows how bytes are stored in memory as determined by the endian mode.

*Figure 219. __ev_stwwex results in Big- and Little-Endian modes*

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>d</td>
<td>c</td>
<td>b</td>
<td>a</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not word-aligned.

*Table 226. __ev_stwwex (registers altered by).*

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evstwwex d,a,b,c</td>
</tr>
</tbody>
</table>
**__ev_stwwo**

Vector Store Word of Word from Odd

\[
d = \text{__ev_stwwo}(a,b,c)
\]

\[
\text{if } (a = 0) \text{ then } \text{temp} \leftarrow 0 \\
\text{else } \text{temp} \leftarrow (a) \\
\text{EA} \leftarrow \text{temp} + \text{EXTZ(UIMM*4)} \\
\text{MEM(EA,4)} \leftarrow rS_{32,63}
\]

The odd word of rS is stored in storage addressed by EA.

*Figure 220* shows how bytes are stored in memory as determined by the endian mode.

**Figure 220. __ev_stwwo results in Big- and Little-Endian modes**

<table>
<thead>
<tr>
<th>GPR</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>e</th>
<th>f</th>
<th>g</th>
<th>h</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte address</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the EA is not word-aligned.

**Table 227. __ev_stwwo (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>5-bit unsigned</td>
<td>evstwwo d,a,b,c</td>
</tr>
</tbody>
</table>

__ev_stwwox

Vector Store Word of Word from Odd Indexed

\[ d = __ev_stwwox(a, b, c) \]
if \((a = 0)\) then \(temp \leftarrow 0\)
else \(temp \leftarrow (a)\)

\(EA \leftarrow temp + (b)\)
\(\text{MEM}(EA, 4) \leftarrow rS_{32,63}\)

The odd word of \(rS\) is stored in storage addressed by \(EA\).

*Figure 221* shows how bytes are stored in memory as determined by the endian mode.

*Figure 221. __ev_stwwox results in Big- and Little-Endian modes*

<table>
<thead>
<tr>
<th>Byte address</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>GPR</td>
<td>a</td>
<td>b</td>
<td>c</td>
<td>d</td>
</tr>
<tr>
<td>Memory in big endian</td>
<td>e</td>
<td>f</td>
<td>g</td>
<td>h</td>
</tr>
<tr>
<td>Memory in little endian</td>
<td>h</td>
<td>g</td>
<td>f</td>
<td>e</td>
</tr>
</tbody>
</table>

*Note:* During implementation, an alignment exception occurs if the \(EA\) is not word-aligned.

*Table 228. __ev_stwwox (registers altered by).*

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>c</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>void</td>
<td>__ev64_opaque</td>
<td>uint32_t</td>
<td>int32_t</td>
<td>evstwwox d,a,b,c</td>
</tr>
</tbody>
</table>
__ev_subfsmiaaw

Vector Subtract Signed, Modulo, Integer to Accumulator Word

\[
d = \_\_ev\_subfsmiaaw(a)
\]
// high
\[
d_{0:31} \leftarrow \text{ACC}_{0:31} - a_{0:31}
\]
// low
\[
d_{32:63} \leftarrow \text{ACC}_{32:63} - a_{32:63}
\]
// update accumulator
\[
\text{ACC}_{0:63} \leftarrow d_{0:63}
\]

Each word element in parameter a is subtracted from the corresponding element in the accumulator and the difference is placed into the corresponding parameter d word and into the accumulator.

Other registers altered: ACC

Figure 222. Vector subtract signed, modulo, integer to accumulator Word

<table>
<thead>
<tr>
<th>Table 229. __ev_subfsmiaaw (registers altered by).</th>
</tr>
</thead>
<tbody>
<tr>
<td>( d )</td>
</tr>
<tr>
<td>---</td>
</tr>
<tr>
<td>_ev64_opaque</td>
</tr>
</tbody>
</table>
**_ev_subfssiaaw_**

Vector Subtract Signed, Saturate, Integer to Accumulator Word

\[ d = _\text{ev}_\text{subfssiaaw}(a) \]

// high
\[ \text{temp}_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{0:31}) - \text{EXTS}(a_{0:31}) \]
\[ \text{ovh} \leftarrow \text{temp}_{31} \oplus \text{temp}_{32} \]
\[ d_{0:31} \leftarrow \text{SATURATE} (\text{ovh}, \text{temp}_{31}, 0x80000000, 0x7fffffff, \text{temp}_{32:63}) \]

// low
\[ \text{temp}_{0:63} \leftarrow \text{EXTS}(\text{ACC}_{32:63}) - \text{EXTS}(a_{32:63}) \]
\[ \text{ovl} \leftarrow \text{temp}_{31} \oplus \text{temp}_{32} \]
\[ d_{32:63} \leftarrow \text{SATURATE} (\text{ovl}, \text{temp}_{31}, 0x80000000, 0x7fffffff, \text{temp}_{32:63}) \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]
\[ \text{SPEFSCR}_{OVH} \leftarrow \text{ovh} \]
\[ \text{SPEFSCR}_{OV} \leftarrow \text{ovl} \]
\[ \text{SPEFSCR}_{SOV} \leftarrow \text{SPEFSCR}_{SOV} \lor \text{ovh} \]
\[ \text{SPEFSCR}_{SOVH} \leftarrow \text{SPEFSCR}_{SOV} \lor \text{ovl} \]

Each signed integer word element in parameter \( a \) is sign-extended and subtracted from the corresponding sign-extended element in the accumulator, saturating if overflow occurs, and the results are placed in parameter \( d \) and the accumulator. Any overflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC

**Figure 223. Vector subtract signed, saturate, integer to accumulator Word (_ev_subfssiaaw)_**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evsubfssiaaw d,a</td>
</tr>
</tbody>
</table>
__ev_subfumiaaw

Vector Subtract Unsigned, Modulo, Integer to Accumulator Word

\[ d = \text{__ev_subfumiaaw}(a) \]

// high
\[ d_{0:31} \leftarrow \text{ACC}_{0:31} - a_{0:31} \]

// low
\[ d_{32:63} \leftarrow \text{ACC}_{32:63} - a_{32:63} \]

// update accumulator
\[ \text{ACC}_{0:63} \leftarrow d_{0:63} \]

Each unsigned integer word element in parameter \( a \) is subtracted from the corresponding element in the accumulator, and the results are placed in the corresponding parameter \( d \) and into the accumulator.

Other registers altered: ACC

Figure 224. Vector subtract unsigned, modulo, integer to accumulator Word

\( \text{(__ev_subfumiaaw)} \)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evsubfumiaaw d,a</td>
</tr>
</tbody>
</table>
Vector Subtract Unsigned, Saturate, Integer to Accumulator Word

\[
d = \text{__ev_subfusiaaw}(a)
\]

// high
\[
\text{temp}_{0:63} \leftarrow \text{EXTZ(ACC}_{0:31} \right) - \text{EXTZ(a}_{0:31} \right)
\]
\[
\text{ovh} \leftarrow \text{temp}_{31}
\]
\[
d_{0:31} \leftarrow \text{SATURATE(ovh, temp}_{31}, 0x00000000, 0x00000000, \text{temp}_{32:63})
\]

// low
\[
\text{temp}_{0:63} \leftarrow \text{EXTS(ACC}_{32:63} \right) - \text{EXTS(a}_{32:63} \right)
\]
\[
\text{ovl} \leftarrow \text{temp}_{31}
\]
\[
d_{32:63} \leftarrow \text{SATURATE(ovl, temp}_{31}, 0x00000000, 0x00000000, \text{temp}_{32:63})
\]

// update accumulator
\[
\text{ACC}_{0:63} \leftarrow \text{d}_{0:63}
\]
\[
\text{SPEFSCR}_{\text{OVH}} \leftarrow \text{ovh}
\]
\[
\text{SPEFSCR}_{\text{OV}} \leftarrow \text{ovl}
\]
\[
\text{SPEFSCR}_{\text{SOVH}} \leftarrow \text{SPEFSCR}_{\text{SOVH}} | \text{ovh}
\]
\[
\text{SPEFSCR}_{\text{SOV}} \leftarrow \text{SPEFSCR}_{\text{SOV}} | \text{ovl}
\]

Each unsigned integer word element in parameter \(a\) is zero-extended and subtracted from the corresponding zero-extended element in the accumulator, saturating if underflow occurs, and the results are placed in parameter \(d\) and the accumulator. Any underflow is recorded in the SPEFSCR overflow and summary overflow bits.

Other registers altered: SPEFSCR ACC

Figure 225. Vector subtract unsigned, saturate, integer to accumulator Word

(__ev_subfusiaaw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evsubfusiaaw d,a</td>
</tr>
</tbody>
</table>
Vector Subtract from Word

\[ d = \text{__ev_subfw}(a, b) \]
\[ d_{0:31} \leftarrow b_{0:31} - a_{0:31} \quad // \text{Modulo difference} \]
\[ d_{32:63} \leftarrow b_{32:63} - a_{32:63} \quad // \text{Modulo difference} \]

Each signed integer element of parameter \( a \) is subtracted from the corresponding element of parameter \( b \), and the results are placed into parameter \( d \).

Figure 226. Vector subtract from word (__ev_subfw)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evsubfw d,a,b</td>
</tr>
</tbody>
</table>
Vector Subtract Immediate from Word

\[ d = \_\text{ev\_subifw}(a, b) \]
\[ d_{0:31} \leftarrow b_{0:31} - \text{EXTZ(UIMM)} // \text{Modulo difference} \]
\[ d_{32:63} \leftarrow b_{32:63} - \text{EXTZ(UIMM)} // \text{Modulo difference} \]

UIMM is zero-extended and subtracted from both the high and low elements of parameter \( b \). Note that the same value is subtracted from both elements of the register. UIMM is 5 bits.

Figure 227. Vector subtract immediate from word (\_\text{ev\_subifw})

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_\text{ev64_opaque}</td>
<td>5-bit unsigned</td>
<td>_\text{ev64_opaque}</td>
<td>evsubifw ( d, a, b )</td>
</tr>
</tbody>
</table>
__ev_upper_eq

Vector Upper Bits Equal

d = __ev_upper_eq(a, b)
if (a_{0:31} = b_{0:31}) then d ← true
else d ← false

This intrinsic returns true if the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b.

Figure 228. Vector upper Equal(__ev_upper_eq)

![Diagram of Vector upper Equal(__ev_upper_eq)]

Table 235. __ev_upper_eq (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpeq x,a,b</td>
</tr>
</tbody>
</table>
__ev_upper_fs_eq

Vector Upper Bits Floating-Point Equal

\[ d = \text{__ev_upper_fs_eq}(a, b) \]

if \( (a_{0:31} = b_{0:31}) \) then \( d \leftarrow \text{true} \)

else \( d \leftarrow \text{false} \)

This intrinsic returns true if the upper 32 bits of parameter \( a \) are equal to the upper 32 bits of parameter \( b \).

Figure 229. Vector upper Floating-Point Equal(__ev_upper_fs_eq)

---

Table 236. __ev_upper_fs_eq (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmpeq x,a,b</td>
</tr>
</tbody>
</table>
Vector Upper Bits Floating-Point Greater Than

\[ d = \text{__ev_upper_fs_gt}(a, b) \]
\[
\text{if } (a_{0:31} > b_{0:31}) \text{ then } d \leftarrow \text{true} \\
\text{else } d \leftarrow \text{false}
\]

This intrinsic returns true if the upper 32 bits of parameter \(a\) are greater than the upper 32 bits of parameter \(b\).

Figure 230. Vector upper Floating-Point greater than (**__ev_upper_fs_gt**)
__ev_upper_fs_lt

Vector Upper Bits Floating-Point Less Than

\[ d = \text{__ev_upper_fs_lt}(a, b) \]

if \( a_{0:31} < b_{0:31} \) then \( d \leftarrow \text{true} \)
else \( d \leftarrow \text{false} \)

This intrinsic returns true if the upper 32 bits of parameter \( a \) are less than the upper 32 bits of parameter \( b \).

**Figure 231.** Vector upper Floating-Point less than (__ev_upper_fs_lt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfscmplt x,a,b</td>
</tr>
</tbody>
</table>
__ev_upper_fs_tst_eq

Vector Upper Bits Floating-Point Test Equal

\[ d = \_ev\_upper\_fs\_tst\_eq(a,b) \]

if \( (a_{0:31} = b_{0:31}) \) then \( d \leftarrow \text{true} \)
else \( d \leftarrow \text{false} \)

This intrinsic returns true if the upper 32 bits of parameter a are equal to the upper 32 bits of parameter b. This intrinsic differs from \_ev\_upper\_fs\_eq because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \_ev\_upper\_fs\_eq instead.

Figure 232. Vector upper Floating-Point test equal (__ev_upper_fs_tst_eq)

Table 239. __ev_upper_fs_tst_eq (registers altered by).

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfststeq x,a,b</td>
</tr>
</tbody>
</table>
**__ev_upper_fs_tst_gt**

Vector Upper Bits Floating-Point Test Greater Than

\[ d = \text{__ev_upper_fs_tst_gt}(a, b) \]

\[
\begin{align*}
\text{if } (a_{0:31} > b_{0:31}) \text{ then } d & \leftarrow \text{true} \\
\text{else } d & \leftarrow \text{false}
\end{align*}
\]

This intrinsic returns true if the upper 32 bits of parameter \( a \) are greater than the upper 32 bits of parameter \( b \). This intrinsic differs from \( \text{__ev_upper_fs_gt} \) because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use \( \text{__ev_upper_fs_gt} \) instead.

**Figure 233. Vector upper Floating-Point test greater than (**\text{__ev_upper_fs_tst_gt}**)**

![Diagram](image)

**Table 240. **\text{__ev_upper_fs_tst_gt}** (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evfststgt x,a,b</td>
</tr>
</tbody>
</table>
__ev_upper_fs_tst_lt

Vector Upper Bits Floating-Point TestLess Than

\[ d = __ev_upper_fs_tst_lt(a,b) \]
\[ \text{if } (a_{0:31} < b_{0:31}) \text{ then } d \leftarrow \text{true} \]
\[ \text{else } d \leftarrow \text{false} \]

This intrinsic returns true if the upper 32 bits of parameter a are less than the upper 32 bits of parameter b. This intrinsic differs from __ev_upper_fs_lt because no exceptions are taken during its execution. If strict IEEE 754 compliance is required, use __ev_upper_fs_lt instead.

Figure 234. Vector upper Floating-Point test less than (__ev_upper_fs_tst_lt)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evfststlt x,a,b</td>
</tr>
</tbody>
</table>
__ev_upper_gts

Vector Upper Bits Greater Than Signed

\[ d = \text{__ev_upper_gts}(a,b) \]
if \((a_{0:31} >_{\text{signed}} b_{0:31})\) then \(d \leftarrow \text{true} \)
else \(d \leftarrow \text{false} \)

This intrinsic returns true if the upper 32 bits of parameter \(a\) are greater than the upper 32 bits of parameter \(b\).

**Figure 235. Vector upper greater than signed (__ev_upper_gts)**

![Diagram showing vector upper greater than signed](image)

**Table 242. __ev_upper_gts (registers altered by).**

<table>
<thead>
<tr>
<th>(d)</th>
<th>(a)</th>
<th>(b)</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpgts x,a,b</td>
</tr>
</tbody>
</table>
Vector Upper Bits Greater Than Unsigned

\[ d = \_ev\_upper\_gtu(a,b) \]
\[ \text{if } (a_{0:31} > \text{unsigned } b_{0:31}) \text{ then } d \leftarrow \text{true} \]
\[ \text{else } d \leftarrow \text{false} \]

This intrinsic returns true if the upper 32 bits of parameter \( a \) are greater than the upper 32 bits of parameter \( b \).

Figure 236. Vector upper greater than unsigned (\_ev\_upper\_gtu)

Table 243. \_ev\_upper\_gtu (registers altered by).

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>_ev64_opaque</td>
<td>_ev64_opaque</td>
<td>evcmpgtu x,a,b</td>
</tr>
</tbody>
</table>
__ev_upper_lts

Vector Upper Bits Less Than Signed

d = __ev_upper_lts(a, b)
if \( a_{0:31} <_{\text{signed}} b_{0:31} \) then \( d \leftarrow \text{true} \)
else \( d \leftarrow \text{false} \)

This intrinsic returns true if the upper 32 bits of parameter a are less than the upper 32 bits of parameter b.

Figure 237. Vector upper less than signed (__ev_upper_lts)

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmplts x,a,b</td>
</tr>
</tbody>
</table>
**__ev_upper_ltu**

Vector Upper Bits Less Than Unsigned

\[
d = \text{__ev_upper_ltu}(a, b)
\]

if \(a_{0:31} < \text{unsigned } b_{0:31}\) then \(d \leftarrow \text{true}\)
else \(d \leftarrow \text{false}\)

This intrinsic returns true if the upper 32 bits of parameter \(a\) are less than the upper 32 bits of parameter \(b\).

**Figure 238. Vector upper less than unsigned (__ev_upper_ltu)**

**Table 245. __ev_upper_ltu (registers altered by).**

<table>
<thead>
<tr>
<th>d</th>
<th>a</th>
<th>b</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>_Bool</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evcmpltu x,a,b</td>
</tr>
</tbody>
</table>
__ev_xor

Vector XOR

\[ d = \_\_ev\_xor(a, b) \]

\[ d_{0:31} \leftarrow a_{0:31} \oplus b_{0:31} // \text{Bitwise XOR} \]

\[ d_{32:63} \leftarrow a_{32:63} \oplus b_{32:63} // \text{Bitwise XOR} \]

Each element of parameters \( a \) and \( b \) is exclusive-ORed. The results are placed in parameter \( d \).

**Figure 239. Vector XOR (__ev_xor)**

<table>
<thead>
<tr>
<th></th>
<th>0</th>
<th>31</th>
<th>32</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td>( a )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( b )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XOR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>XOR</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( d )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Table 246. \_\_ev\_xor (registers altered by).**

<table>
<thead>
<tr>
<th>( d )</th>
<th>( a )</th>
<th>( b )</th>
<th>Maps to</th>
</tr>
</thead>
<tbody>
<tr>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>__ev64_opaque</td>
<td>evxor ( d,a,b )</td>
</tr>
</tbody>
</table>

\[ \_\_ev64\_opaque \]

\[ \_\_ev64\_opaque \]

\[ \_\_ev64\_opaque \]

\[ evxor \( d,a,b \) \]
3.6 Basic instruction mapping

__ev64_opaque__ __ev_addw__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_addiw__( __ev64_opaque__ a, 5-bit unsigned literal );

// returns ( B - A )
__ev64_opaque__ __ev_subfw__( __ev64_opaque__ a, __ev64_opaque__ b );

// returns ( B - UIMM )
__ev64_opaque__ __ev_subifw__( 5-bit unsigned literal, __ev64_opaque__ b );

// returns ( A - B )
__ev64_opaque__ __ev_subw__( __ev64_opaque__ a, __ev64_opaque__ b );

__ev64_opaque__ __ev_subiw__( __ev64_opaque__ a, 5-bit unsigned literal );
__ev64_opaque__ __ev_abs__( __ev64_opaque__ a );
__ev64_opaque__ __ev_neg__( __ev64_opaque__ a );
__ev64_opaque__ __ev_extsb__( __ev64_opaque__ a );
__ev64_opaque__ __ev_extsh__( __ev64_opaque__ a );
__ev64_opaque__ __ev_and__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_or__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_xor__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_nand__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_nor__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_eqv__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_andc__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_orc__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_rlw__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_rlwi__( __ev64_opaque__ a, 5-bit unsigned literal );
__ev64_opaque__ __ev_slw__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_slwi__( __ev64_opaque__ a, 5-bit unsigned literal );
__ev64_opaque__ __ev_srws__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_srwu__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_srwi__( __ev64_opaque__ a, 5-bit unsigned literal );
__ev64_opaque__ __ev_srwiu__( __ev64_opaque__ a, 5-bit unsigned literal );
__ev64_opaque__ __ev_cntlzw__( __ev64_opaque__ a );
__ev64_opaque__ __ev_cntlsw__( __ev64_opaque__ a );
__ev64_opaque__ __ev_rndw__( __ev64_opaque__ a );
__ev64_opaque__ __ev_mergeh1__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mergeho__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mergehlo__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_splati__( 5-bit signed literal );
__ev64_opaque__ __ev_splatfi__( 5-bit signed literal );
__ev64_opaque__ __ev_diws__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_diwu__( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mxra__( __ev64_opaque__ a );

uint32_t __brinc( uint32_t a, uint32_t b );

# COMPARE PREDICATES

Note: The __ev_select_* operations work much like the ? : operator does in C. For example:
__ev_select_gts(a,b,c,d) maps to the logical expression a > b ? c : d.
The following code shows an example of the assembly code:
evcmpgts crfD, A, B
evsel ret, C, D, crfD

_Bool __ev_any_gts(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_gts(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_gts(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_gts(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_gts(__ev64_opaque__ a, __ev64_opaque__ b,
                                    __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_gtu(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_gtu(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_gtu(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_gtu(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_gtu(__ev64_opaque__ a, __ev64_opaque__ b,
                                       __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_lts(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_lts(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_lts(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_lts(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_lts(__ev64_opaque__ a, __ev64_opaque__ b,
                                       __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_ltu(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_ltu(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_ltu(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_ltu(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_ltu(__ev64_opaque__ a, __ev64_opaque__ b,
                                       __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_eq(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_eq(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_eq(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_eq(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_eq(__ev64_opaque__ a, __ev64_opaque__ b,
                                       __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_gt(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_gt(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_gt(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_gt(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_gt(__ev64_opaque__ a, __ev64_opaque__ b,
                                       __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_lt(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_lt(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_lt(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_lt(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_lt(__ev64_opaque__ a, __ev64_opaque__ b,
                                       __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_any_fs_eq(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_eq(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_eq(__ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_eq(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_eq(__ev64_opaque__ a, __ev64_opaque__ b,
                                       __ev64_opaque__ c, __ev64_opaque__ d);
_Bool __ev_xor(_ev64_opaque__ a, _ev64_opaque__ b);
_Bool __ev_all_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_tst_gt( __ev64_opaque__ a, __ev64_opaque__ b,
                                    __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_xor(_ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_tst_lt( __ev64_opaque__ a, __ev64_opaque__ b,
                                    __ev64_opaque__ c, __ev64_opaque__ d);

_Bool __ev_xor(_ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_all_fs_tst_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_upper_fs_tst_eq( __ev64_opaque__ a, __ev64_opaque__ b);
_Bool __ev_lower_fs_tst_eq( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_select_fs_tst_eq( __ev64_opaque__ a, __ev64_opaque__ b,
                                    __ev64_opaque__ c, __ev64_opaque__ d);

# LOAD/STORE

Note: The 5-bit unsigned literal in the immediate form is scaled by the size of the load or store to determine how many bytes the pointer 'p' is offset by. The size of the load is determined by the first letter after the 'l': 'd'—double-word (8 bytes), 'w'—word (4 bytes), 'h'—half word (2 bytes). For details, see Chapter 5^5.

__ev64_opaque__ __ev_lddx( __ev64_opaque__ * p, int32_t offset );
__ev64_opaque__ __ev_lddx( __ev64_opaque__ * p, int32_t offset );
__ev64_opaque__ __ev_ldwx( __ev64_opaque__ * p, int32_t offset );
__ev64_opaque__ __ev_ldhx( __ev64_opaque__ * p, int32_t offset );
__ev64_opaque__ __ev_lwhex( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhoux( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhosx( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwwsplat( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lwhsplat( uint32_t * p, int32_t offset );
__ev64_opaque__ __ev_lhhesplat( uint16_t * p, int32_t offset );
__ev64_opaque__ __ev_lhhousplat( uint16_t * p, int32_t offset );
__ev64_opaque__ __ev_lhhossplat( uint16_t * p, int32_t offset );

__ev64_opaque__ __ev_stddx( __ev64_opaque__ a, __ev64_opaque__ * p, int32_t offset );
void __ev_stddx( __ev64_opaque__ a, __ev64_opaque__ * p, int32_t offset );
void __ev_stdwx(__ev64_opaque__ a, __ev64_opaque__ * p, int32_t offset);
void __ev_stdhx(__ev64_opaque__ a, __ev64_opaque__ * p, int32_t offset);
void __ev_stwtx(__ev64_opaque__ a, uint32_t * p, int32_t offset);
void __ev_stwhx(__ev64_opaque__ a, uint32_t * p, int32_t offset);
void __ev_stwhox(__ev64_opaque__ a, uint32_t * p, int32_t offset);
void __ev_stdd(__ev64_opaque__ a, __ev64_opaque__ * p, 5-bit unsigned literal);
void __ev_stdw(__ev64_opaque__ a, __ev64_opaque__ * p, 5-bit unsigned literal);
void __ev_stdh(__ev64_opaque__ a, __ev64_opaque__ * p, 5-bit unsigned literal);
void __ev_stwe(__ev64_opaque__ a, uint32_t * p, 5-bit unsigned literal);
void __ev_stwo(__ev64_opaque__ a, uint32_t * p, 5-bit unsigned literal);
void __ev_stwe(__ev64_opaque__ a, uint32_t * p, 5-bit unsigned literal);
void __ev_stwo(__ev64_opaque__ a, uint32_t * p, 5-bit unsigned literal);

*** FIXED-POINT COMPLEX ***

__ev64_opaque__ __ev_mhossf(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhosmf(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhosmi(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhessf(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhesmf(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhesmi(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhossfa(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhosmfa(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhosmia(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhoumma(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhessfa(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhesmfa(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhesmia(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mheumia(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhoumf(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mheumf(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhoumfa(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mheumfa(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhossfaaw(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhosmfaaw(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhosmiaaw(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhoumiaaw(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhessfaaw(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhesmfaaw(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mhesmiaaw(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_mheumiaaw(__ev64_opaque__ a, __ev64_opaque__ b);
__ev_xor

__ev64_opaque__ __ev_mheusiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheumiaaw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhousiaaw
__ev64_opaque__ __ev_mhousfaaw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhoumiaaw
__ev64_opaque__ __ev_mhoumfaaw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mheusiaaw
__ev64_opaque__ __ev_mheusfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheusfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheusianw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhousianw
__ev64_opaque__ __ev_mhousfanw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhoumianw
__ev64_opaque__ __ev_mhoumfanw( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mheusianw
__ev64_opaque__ __ev_mheusfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mheusfanw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev_xor

__ev64_opaque__ __ev_mhegsmfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegsfian( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegumian( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhogumian( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhogumian
__ev64_opaque__ __ev_mhogufan( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mhegumian
__ev64_opaque__ __ev_mhegumfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegumfan( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mhegumfan( __ev64_opaque__ a, __ev64_opaque__ b );

__ev64_opaque__ __ev_mhssf( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmf( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmi( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhumi( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsfa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmfa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmia( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhumia( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mwhumi
__ev64_opaque__ __ev_mwhumf( __ev64_opaque__ a, __ev64_opaque__ b );

// maps to __ev_mwhumia
__ev64_opaque__ __ev_mwhumfa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlumi( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlumia( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlssiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlsmiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlusiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwlumiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhssfaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhssiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmfaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhussfaw( __ev64_opaque__ a, __ev64_opaque__ b );

290/315

Doc ID 13881 Rev 3
__ev64_opaque__ __ev_mwhumiaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhum(a,b);
__ev_addumiaaw(temp);

// maps to __ev_mwhusiaaw
__ev64_opaque__ __ev_mwhusfaaw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhusf(a,b);
__ev_subfusiaaw(temp);

__ev64_opaque__ __ev_mwhusianw( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhusi(a,b);
__ev_subfusiaw(temp);

**
__ev64_opaque__ __ev_mwhgssfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhgsf(a,b);
// Note: the upper 32 bits of the immediate is a do not care.
// Therefore we spec (1, 1) because it can easily be generated by a
// __ev_splati(1)
__ev_mwsmiaa(temp, (__ev64_u32__){1, 1});

__ev64_opaque__ __ev_mwhgsmfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ temp = __ev_mwhgsmf(a,b);
// Note: the upper 32 bits of the immediate is a do not care.
// Therefore we spec (1, 1) because it can easily be generated by a
// __ev_splati(1)
__ev_mwsmiaa(temp, (__ev64_u32__){1, 1});
Note: An optimizing compiler should be able to improve performance by scheduling the instructions implementing an intrinsic, that is, `__ev_mwhgumfan`.

** END OF NOT SUPPORTED **

```c
__ev64_opaque__ __ev_mwssfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhssf( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmfaa( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhsmi( __ev64_opaque__ a, __ev64_opaque__ b );
__ev64_opaque__ __ev_mwhumi( __ev64_opaque__ a, __ev64_opaque__ b );
```
# Floating-Point SIMD Instructions

__ev64_opaque__ __ev_fsabs( __ev64_opaque__ a);
__ev64_opaque__ __ev_fsnabs( __ev64_opaque__ a);
__ev64_opaque__ __ev_fsneg( __ev64_opaque__ a);
__ev64_opaque__ __ev_fsadd( __ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_fsub( __ev64_opaque__ a, __ev64_opaque__ b);
```c
__ev64_opaque__ __ev_fsmul(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_fsdiv(__ev64_opaque__ a, __ev64_opaque__ b);
__ev64_opaque__ __ev_fscfui(__ev64_opaque__ b);
__ev64_opaque__ __ev_fscfsi(__ev64_opaque__ b);
__ev64_opaque__ __ev_fscfuf(__ev64_opaque__ b);
__ev64_opaque__ __ev_fscfsf(__ev64_opaque__ b);
__ev64_opaque__ __ev_fsctui(__ev64_opaque__ b);
__ev64_opaque__ __ev_fsctsi(__ev64_opaque__ b);
__ev64_opaque__ __ev_fsctuf(__ev64_opaque__ b);
__ev64_opaque__ __ev_fsctsf(__ev64_opaque__ b);
__ev64_opaque__ __ev_fsctuiz(__ev64_opaque__ b);
__ev64_opaque__ __ev_fsctsiz(__ev64_opaque__ b);

# creation/insertion/extraction
```
4 Additional operations

4.1 Data manipulation

The intrinsics in section one act like functions with parameters that are passed by value. *Figure 240* and *Figure 241* show the layout of a `__ev64_opaque__` variable in the register with reference to creation, insertion, and extraction routines (regardless of endianess).

*Figure 241* shows byte, half-word, and word ordering.

**Figure 240. Big-endian word ordering**

<table>
<thead>
<tr>
<th>0</th>
<th>31</th>
<th>32</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td>Upper word</td>
<td>0</td>
<td>Lower word</td>
<td>1</td>
</tr>
<tr>
<td>(word A)</td>
<td></td>
<td>(word B)</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Most significant word</td>
<td></td>
<td>Least significant word</td>
<td></td>
</tr>
<tr>
<td>(High-order)</td>
<td></td>
<td>(Low-order)</td>
<td></td>
</tr>
</tbody>
</table>

**Figure 241. Big-endian half-word ordering**

<table>
<thead>
<tr>
<th>0</th>
<th>15</th>
<th>16</th>
<th>31</th>
<th>32</th>
<th>47</th>
<th>48</th>
<th>63</th>
</tr>
</thead>
<tbody>
<tr>
<td>High-order half-word for word 0</td>
<td>Low-order half-word for word 0</td>
<td>High-order half-word for word 1</td>
<td>Low-order half-word for word 1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Half-word A</td>
<td>Half-word B</td>
<td>Half-word C</td>
<td>Half-word D</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Most significant half-word</td>
<td></td>
<td>Least significant half-word</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(High-order)</td>
<td></td>
<td>(Low-order)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

4.1.1 Creation intrinsics

These intrinsics create new generic 64-bit opaque data types from the given inputs passed by value. More specifically, they are created from the following inputs: 1 signed or unsigned 64-bit integer, 2 single-precision floats, 2 signed or unsigned 32-bit integers, or 4 signed or unsigned 16-bit integers.

```c
__ev64_opaque__ __ev_create_u64( uint64_t a );
__ev64_opaque__ __ev_create_s64( int64_t a );
__ev64_opaque__ __ev_create_fs( float a, float b );
__ev64_opaque__ __ev_create_u32( uint32_t a, uint32_t b );
__ev64_opaque__ __ev_create_s32( int32_t a, int32_t b );
__ev64_opaque__ __ev_create_u16( uint16_t a, uint16_t b, uint16_t c, uint16_t d );
__ev64_opaque__ __ev_create_s16( int16_t a, int16_t b, int16_t c, int16_t d );
__ev64_opaque__ __ev_create_sfix32_fs( float a, float b );
__ev64_opaque__ __ev_create_ufix32_fs( float a, float b );
```
// maps to __ev_create_u32
__ev64_opaque__ __ev_create_ufix32_u32( uint32_t a, uint32_t b );

// maps to __ev_create_s32
__ev64_opaque__ __ev_create_sfix32_s32( int32_t a, int32_t b );

4.1.2 Convert intrinsics

These intrinsics convert a generic 64-bit opaque data type to a specific signed or unsigned
integral form.

uint64_t __ev_convert_u64( __ev64_opaque__ a );
int64_t __ev_convert_s64( __ev64_opaque__ a );

4.1.3 Get intrinsics

These intrinsics allow the user to access data from within a specified location of the generic
64-bit opaque data type.

Get_upper/lower

These intrinsics specify whether the upper 32-bits or lower 32-bits of the 64-bit opaque data
type are returned. Only signed/unsigned 32-bit integers or single-precision floats are
returned.

uint32_t __ev_get_upper_u32( __ev64_opaque__ a );
uint32_t __ev_get_lower_u32( __ev64_opaque__ a );
int32_t __ev_get_upper_s32( __ev64_opaque__ a );
int32_t __ev_get_lower_s32( __ev64_opaque__ a );
float __ev_get_upper_fs( __ev64_opaque__ a );
float __ev_get_lower_fs( __ev64_opaque__ a );

// maps to __ev_get_upper_u32
uint32_t __ev_get_upper_ufix32_u32( __ev64_opaque__ a );

// maps to __ev_get_lower_u32
uint32_t __ev_get_lower_ufix32_u32( __ev64_opaque__ a );

// maps to __ev_get_upper_s32
int32_t __ev_get_upper_sfix32_s32( __ev64_opaque__ a );

// maps to __ev_get_lower_s32
int32_t __ev_get_lower_sfix32_s32( __ev64_opaque__ a );

// equivalent to __ev_get_sfix32_fs(a, 0);
float __ev_get_upper_sfix32_fs( __ev64_opaque__ a );

// equivalent to __ev_get_sfix32_fs(a, 1);
float __ev_get_lower_sfix32_fs( __ev64_opaque__ a );

// equivalent to __ev_get_ufix32_fs(a, 0);
float __ev_get_upper_ufix32_fs( __ev64_opaque__ a );
Get explicit position

These intrinsics allow the user to specify the position (pos) in the 64-bit opaque data type where the data is accessed and returned. The position is 0 or 1 for words and either 0, 1, 2, or 3 for half-words.

```c
uint32_t __ev_get_u32( __ev64_opaque__ a, uint32_t pos );
int32_t __ev_get_s32( __ev64_opaque__ a, uint32_t pos );
float __ev_get_fs( __ev64_opaque__ a, uint32_t pos );
uint16_t __ev_get_u16( __ev64_opaque__ a, uint32_t pos );
int16_t __ev_get_s16( __ev64_opaque__ a, uint32_t pos );
```

4.1.4 Set intrinsics

These intrinsics provide the capability of setting values in a 64-bit opaque data type that the intrinsic or the user specifies.

Set_upper/lower

These intrinsics specify which word (either upper or lower 32-bits) of the 64-bit opaque data type is set to input value b.

```c
__ev64_opaque__ __ev_set_upper_u32( __ev64_opaque__ a, uint32_t b );
__ev64_opaque__ __ev_set_upper_s32( __ev64_opaque__ a, int32_t b );
__ev64_opaque__ __ev_set_upper_fs( __ev64_opaque__ a, float b );
__ev64_opaque__ __ev_set_upper_ufix32_u32( __ev64_opaque__ a, uint32_t b );
__ev64_opaque__ __ev_set_lower_u32( __ev64_opaque__ a, uint32_t b );
__ev64_opaque__ __ev_set_lower_s32( __ev64_opaque__ a, int32_t b );
__ev64_opaque__ __ev_set_lower_fs( __ev64_opaque__ a, float b );
__ev64_opaque__ __ev_set_lower_ufix32_u32( __ev64_opaque__ a, uint32_t b );
// maps to __ev_set_upper_s32
__ev64_opaque__ __ev_set_upper_sfix32_s32( __ev64_opaque__ a, int32_t b );
// maps to __ev_set_lower_s32
__ev64_opaque__ __ev_set_lower_sfix32_s32( __ev64_opaque__ a, int32_t b );
// equivalent to __ev_set_sfix32_fs(a, b, 0);
__ev64_opaque__ __ev_set_upper_sfix32_fs( __ev64_opaque__ a, float b );
```
Additional operations

Set accumulator

These intrinsics initialize the accumulator to the input value a.

```c
__ev64_opaque__ __ev_set_acc_u64( uint64_t a );
__ev64_opaque__ __ev_set_acc_s64( int64_t a );
__ev64_opaque__ __ev_set_acc_vec64( __ev64_opaque__ a );
```

Set explicit position

These intrinsics set the 64-bit opaque input value a to the value in b based on the position given in pos. Unlike the intrinsics in 4.1.4.1, the positional value is specified by the user to be either 0 or 1 for words or 0, 1, 2, or 3 for half-words.

```c
__ev64_opaque__ __ev_set_u32( __ev64_opaque__ a, uint32_t b, uint32_t pos );
__ev64_opaque__ __ev_set_s32( __ev64_opaque__ a, int32_t b, uint32_t pos );
__ev64_opaque__ __ev_set_fs( __ev64_opaque__ a, float b, uint32_t pos );
__ev64_opaque__ __ev_set_u16( __ev64_opaque__ a, uint16_t b, uint32_t pos );
__ev64_opaque__ __ev_set_s16( __ev64_opaque__ a, int16_t b, uint32_t pos );
__ev64_opaque__ __ev_set_ufix32_u32( __ev64_opaque__ a, uint32_t b, uint32_t pos );
__ev64_opaque__ __ev_set_sfix32_s32( __ev64_opaque__ a, int32_t b, uint32_t pos );
__ev64_opaque__ __ev_set_ufix32_fs( __ev64_opaque__ a, float b, uint32_t pos );
__ev64_opaque__ __ev_set_sfix32_fs( __ev64_opaque__ a, float b, uint32_t pos );
```

4.2 Signal processing engine (SPE) APU registers

The SPE includes the following two registers:

- The signal processing and embedded floating-point status and control register (SPEFSCR), described in Chapter 4.2.1: Signal processing and embedded floating-point status and control register (SPEFSCR) on page 298.
- A 64-bit accumulator, described in Chapter 3.1.2: Accumulator (ACC) on page 21.

4.2.1 Signal processing and embedded floating-point status and control register (SPEFSCR)

The SPEFSCR, which is shown in Figure 242, is used for status and control of SPE instructions.
Figure 242. Signal processing and embedded floating-point status and control register (SPEFSCR)

<table>
<thead>
<tr>
<th>Field</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>SOVH</td>
<td>Summary integer overflow high. Set whenever an instruction (except mtsp) sets OVH. SOVH remains set until it is cleared by an mtsp[SPEFSCR].</td>
</tr>
<tr>
<td>33</td>
<td>OVH</td>
<td>Integer overflow high. An overflow occurred in the upper half of the register while executing a SPE integer instruction.</td>
</tr>
<tr>
<td>34</td>
<td>FGH</td>
<td>Embedded floating-point guard bit high. Floating-point guard bit from the upper half. The value is undefined if the processor takes a floating-point exception due to input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>35</td>
<td>FXH</td>
<td>Embedded floating-point sticky bit high. Floating bit from the upper half. The value is undefined if the processor takes a floating-point exception due to input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>36</td>
<td>FINVH</td>
<td>Embedded floating-point invalid operation error high. Set when an input value on the high side is a NaN, Inf, or Denorm. Also set on a divide if both the dividend and divisor are zero.</td>
</tr>
<tr>
<td>37</td>
<td>FDBZH</td>
<td>Embedded floating-point divide by zero error high. Set if the dividend is non-zero and the divisor is zero.</td>
</tr>
<tr>
<td>38</td>
<td>FUNFH</td>
<td>Embedded floating-point underflow error high</td>
</tr>
<tr>
<td>39</td>
<td>FOVFH</td>
<td>Embedded floating-point overflow error high</td>
</tr>
<tr>
<td>40–41</td>
<td>—</td>
<td>Reserved, and should be cleared</td>
</tr>
<tr>
<td>42</td>
<td>FINXS</td>
<td>Embedded floating-point inexact sticky. FINXS = FINXS</td>
</tr>
<tr>
<td>43</td>
<td>FINVS</td>
<td>Embedded floating-point invalid operation sticky. Location for software to use when implementing true IEEE floating point.</td>
</tr>
<tr>
<td>44</td>
<td>FDBZS</td>
<td>Embedded floating-point divide by zero sticky. FDBZS = FDBZS</td>
</tr>
<tr>
<td>45</td>
<td>FUNFS</td>
<td>Embedded floating-point underflow sticky. Storage location for software to use when implementing true IEEE floating point.</td>
</tr>
<tr>
<td>Bits</td>
<td>Name</td>
<td>Function</td>
</tr>
<tr>
<td>------</td>
<td>------</td>
<td>----------</td>
</tr>
<tr>
<td>46</td>
<td>FOVFS</td>
<td>Embedded floating-point overflow sticky. Storage location for software to use when implementing true IEEE floating point.</td>
</tr>
<tr>
<td>47</td>
<td>MODE</td>
<td>Embedded floating-point mode (read-only on e500)</td>
</tr>
<tr>
<td>48</td>
<td>SOV</td>
<td>Integer summary overflow. Set whenever an SPE instruction (except mtsp) sets OV. SOV remains set until it is cleared by mtsp[SPEFSCR].</td>
</tr>
<tr>
<td>49</td>
<td>OV</td>
<td>Integer overflow. An overflow occurred in the lower half of the register while a SPE integer instruction was executed.</td>
</tr>
<tr>
<td>50</td>
<td>FG</td>
<td>Embedded floating-point guard bit. Floating-point guard bit from the lower half. The value is undefined if the processor takes a floating-point exception due to input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>51</td>
<td>FX</td>
<td>Embedded floating-point sticky bit. Floating bit from the lower half. The value is undefined if the processor takes a floating-point exception due to input error, floating-point overflow, or floating-point underflow.</td>
</tr>
<tr>
<td>52</td>
<td>FINV</td>
<td>Embedded floating-point invalid operation error. Set when an input value on the high side is a NaN, Inf, or Denorm. Also set on a divide if both the dividend and divisor are zero.</td>
</tr>
<tr>
<td>53</td>
<td>FDBZ</td>
<td>Embedded floating-point divide by zero error. Set if the dividend is non-zero and the divisor is zero.</td>
</tr>
<tr>
<td>54</td>
<td>FUNF</td>
<td>Embedded floating-point underflow error</td>
</tr>
<tr>
<td>55</td>
<td>FOVF</td>
<td>Embedded floating-point overflow error</td>
</tr>
<tr>
<td>56</td>
<td>—</td>
<td>Reserved, and should be cleared</td>
</tr>
<tr>
<td>57</td>
<td>FINXE</td>
<td>Embedded floating-point inexact enable</td>
</tr>
</tbody>
</table>
| 58   | FINVE | Embedded floating-point invalid operation/input error exception enable  
0: Exception disabled  
1: Exception enabled  
If the exception is enabled, a floating-point data exception is taken if FINV or FINVH is set by a floating-point instruction. |
| 59   | FDBZE | Embedded floating-point divide-by-zero exception enable  
0: Exception disabled  
1: Exception enabled  
If the exception is enabled, a floating-point data exception is taken if FDBZ or FDBZH is set by a floating-point instruction. |
| 60   | FUNFE | Embedded floating-point underflow exception enable  
0: Exception disabled  
1: Exception enabled  
If the exception is enabled, a floating-point data exception is taken if FUNF or FUNFH is set by a floating-point instruction. |
The following sections discuss SPEFSCR low-level accessors and SPEFSCR clear and set functions.

**SPEFSCR low-level accessors**

These intrinsics allow the user to access specific bits in the status and control registers.

```c
uint32_t __ev_get_spefscr_sovh();
uint32_t __ev_get_spefscr_ovh();
uint32_t __ev_get_spefscr_fgh();
uint32_t __ev_get_spefscr_fxh();
uint32_t __ev_get_spefscr_finvh();
uint32_t __ev_get_spefscr_fdbzh();
uint32_t __ev_get_spefscr_funfh();
uint32_t __ev_get_spefscr_fovfh();
uint32_t __ev_get_spefscr_finxs();
uint32_t __ev_get_spefscr_finvs();
uint32_t __ev_get_spefscr_fdbzs();
uint32_t __ev_get_spefscr_funfs();
uint32_t __ev_get_spefscr_fovfs();
uint32_t __ev_get_spefscr_mode();
uint32_t __ev_get_spefscr_sov();
uint32_t __ev_get_spefscr_ov();
uint32_t __ev_get_spefscr_fg();
uint32_t __ev_get_spefscr_fx();
uint32_t __ev_get_spefscr_fdbz();
uint32_t __ev_get_spefscr_funf();
uint32_t __ev_get_spefscr_fovf();
uint32_t __ev_get_spefscr_finxe();
uint32_t __ev_get_spefscr_finve();
uint32_t __ev_get_spefscr_fdbze();
uint32_t __ev_get_spefscr_funfe();
uint32_t __ev_get_spefscr_fovfe();
uint32_t __ev_get_spefscr_frmc();
```

**SPEFSCR Clear and Set Functions**

The following sections discuss SPEFSCR low-level accessors and SPEFSCR clear and set functions.

**SPEFSCR low-level accessors**

These intrinsics allow the user to access specific bits in the status and control registers.
Note: These intrinsics allow the user to clear and set specific bits in the status and control register. The user can set only the rounding mode bits.

```c
void __ev_clr_spefscr_sovh( );
void __ev_clr_spefscr_sov( );

void __ev_clr_spefscr_finxs( );
void __ev_clr_spefscr_finvs( );
void __ev_clr_spefscr_fdbzs( );
void __ev_clr_spefscr_funfs( );
void __ev_clr_spefscr_fovfs( );

void __ev_set_spefscr_frmc( uint32_t rnd );
    // rnd = 0 (nearest), rnd = 1 (zero),
    // rnd = 2 (+inf), rnd = 3 (-inf)
```
4.3 Application binary interface (ABI) extensions

The following sections discuss ABI extensions.

4.3.1 malloc(), realloc(), calloc(), and new

The malloc(), realloc(), and calloc() functions are required to return a pointer with the proper alignment for the object in question. Therefore, to conform to the ABI, these functions must return pointers to memory locations that are at least 8-byte aligned. In the case of the C++ operator new, the implementation of new is required to use the appropriate set of functions based on the alignment requirements of the type.

4.3.2 printf example

The programming model specifies several new conversion format tokens. The programming model expects a combination of existing format tokens, new format tokens, and __ev_get_* intrinsics. Table 248 lists new tokens specified to handle fixed-point data types.

Table 248. New tokens for fixed-point data types

<table>
<thead>
<tr>
<th>Token</th>
<th>Data representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>%hr</td>
<td>Signed 16-bit fixed point</td>
</tr>
<tr>
<td>%r</td>
<td>Signed 32-bit fixed point</td>
</tr>
<tr>
<td>%lr</td>
<td>Signed 64-bit fixed point</td>
</tr>
<tr>
<td>%hR</td>
<td>Unsigned 16-bit fixed point</td>
</tr>
<tr>
<td>%R</td>
<td>Unsigned 32-bit fixed point</td>
</tr>
<tr>
<td>%lR</td>
<td>Unsigned 64-bit fixed point</td>
</tr>
</tbody>
</table>

Example:

```c
__ev64_opaque__ a;

a = __ev_create_s32(2, -3);

printf(" %d %d \n", __ev_get_upper_s32(a), __ev_get_lower_s32(a));
```

// output:
// 2 -3

The default precision for the new tokens is 6 digits. The tokens should be treated like the %f token with respect to floating-point values. The same field width and precision options should be respected for the new tokens, as the following example shows:

```c
printf("%1r", 0x4000);===> "0.500000"
printf("%r", 0x40000000);===> "0.500000"
printf("%hr", 0x4000000000000000ull);===> "0.500000"
printf("%09.5r", 0x4000000000000000ull);===> "000.50000"
printf("%09.5f", 0.5);===> "000.50000"
```

4.3.3 Additional library routines

The functions atosfix16, atosfix32, atosfix64, atoufix16, atoufix32, and atoufix64 need not affect the value of the integer expression errno on an error. If the value of the result cannot be represented, the behavior is undefined.
The atosfix16, atosfix32, atosfix64, atoufix16, atoufix32, atoufix64 functions convert the initial portion of the string to which str points to the following numbers:

- 16-bit signed fixed-point number
- 32-bit signed fixed-point number
- 64-bit signed fixed-point number
- 16-bit unsigned fixed-point number
- 32-bit unsigned fixed-point number
- 64-bit unsigned fixed-point number

These numbers are represented as int16_t, int32_t, int64_t, uint16_t, uint32_t, and uint64_t, respectively.

Except for the behavior on error, they are equivalent to the following:

- atosfix16: strtosfix16(str, (char **)NULL)
- atosfix32: strtosfix32(str, (char **)NULL)
- atosfix64: strtosfix64(str, (char **)NULL)
- atoufix16: strtoufix16(str, (char **)NULL)
- atoufix32: strtoufix32(str, (char **)NULL)
- atoufix64: strtoufix64(str, (char **)NULL)

The strtosfix16, strtosfix32, strtosfix64, strtoufix16, strtoufix32, strtoufix64 functions convert the initial portion of the string to which str points to the following numbers:

- 16-bit signed fixed-point number
- 32-bit signed fixed-point number
- 64-bit signed fixed-point number
- 16-bit unsigned fixed-point number
- 32-bit unsigned fixed-point number
- 64-bit unsigned fixed-point number

These numbers are represented as int16_t, int32_t, int64_t, uint16_t, uint32_t, and uint64_t, respectively.

The functions support the same string representations for fixed-point numbers that the strtod, strtof, strtold functions support, with the exclusion of NAN and INFINITY support.

For the signed functions, if the input value is greater than or equal to 1.0, positive saturation should occur and errno should be set to ERANGE. If the input value is less than -1.0, negative saturation should occur, and errno should be set to ERANGE.
For the unsigned functions, if the input value is greater than or equal to 1.0, saturation should occur to the upper bound, and errno should be set to ERANGE. If the input value is less than 0.0, saturation should occur to the lower bound and errno should be set to ERANGE.
5 Programming interface examples

5.1 Data type initialization

The following examples show valid and invalid initializations of the SPE data types.

5.1.1 __ev64_opaque__ initialization

The following examples show valid and invalid initializations of __ev64_opaque__:

- **Example 1 (Invalid)**
  
  ```
  __ev64_opaque__ x1 = { 0, 1 };
  ```

  This example is invalid because it lacks qualification for interpreting the array initialization. The compiler is unable to interpret whether the array consists of two unsigned integers, two signed integers, four unsigned integers, four signed integers, or two floats.

- **Example 2 (Invalid)**
  
  ```
  __ev64_opaque__ x2 = (__ev64_opaque__) { 0, 1 };
  ```

  This example is invalid because the qualification provides no additional information for interpreting the array initialization.

- **Example 3 (Valid)**
  
  ```
  __ev64_opaque__ x3 = (__ev64_u32__) { 0, 1 };
  ```

  This example is valid because the array initialization is qualified so that it provides the compiler with a unique interpretation. The array initialization is interpreted as an __ev64_u32__ with an implicit cast from the __ev64_u32__ to __ev64_opaque__.

- **Example 4 (Valid)**
  
  ```
  __ev64_opaque__ x4 = (__ev64_u32__) (__ev64_opaque__) { 0, 1 };
  ```

  Although this example is the same as Example 3, it includes an explicit cast, rather than depending on the implicit casting to __ev64_opaque__ on assignment.

- **Example 5 (Valid)**
  
  ```
  __ev64_opaque__ x5 = (__ev64_u32__) (__ev64_u16__)(__ev64_opaque__) { 0, 1 };
  ```

  This example shows a series of casts; at the end, the result in x5 is no different from what it would be in Example 3. The example depends on the implicit cast from __ev64_u16__ to __ev64_opaque__.

- **Example 6 (Valid)**
  
  ```
  __ev64_opaque__ x6 = (__ev64_u32__) (__ev64_u16__)(__ev64_opaque__) { 0, 1 };
  ```

  This example shows a series of casts; at the end, the result in x6 is no different from what it would be in Example 3. The example explicitly casts to __ev64_opaque__ rather than depending on the implicit cast.

- **Example 7 (Valid)**
  
  ```
  __ev64_opaque__ x7 = (__ev64_u32__) (__ev64_u16__)(__ev64_u32__) { 0, 1 };
  ```

  This example shows a series of casts; at the end, the result in x7 is no different from what it would be in Example 3. The example depends on the implicit cast from __ev64_u16__ to __ev64_opaque__.

- **Example 8 (Valid)**
__ev64_opaque__ x8 = (__ev64_u16__) { 0, 1, 2, 3 };  
This example is similar to Example 3. It shows that any SPE data types except 
__ev64_opaque__ can be used to qualify the array initialization.

5.1.2 Array initialization of SPE data types

The following examples show array initialization of SPE data types:

- Example 1 shows how to initialize an array of four __ev64_u32__.  
  __ev64_u32__ x1[4] = {  
    { 0, 1 },  
    { 2, 3 },  
    { 4, 5 },  
    { 6, 7 }  
  };

- Example 2 shows how to initialize an array of four __ev64_u16__.  
  __ev64_u16 x2[4] = {  
    { 0, 1, 2, 3 },  
    { 4, 5, 6, 7 },  
    { 8, 9, 10, 11 },  
    { 12, 13, 14, 15 },  
  };

- Example 3 shows how to initialize an array of four __ev64_fs__.  
  __ev64_fs x3[4] = {  
    { 1.1f, 2.2f },  
    { -3.3f, 4.4f },  
    { 5.5f, 6.6f },  
    { 7.7f, -8.8f }  
  };

- Example 4 shows explicit casting, and is the same as Example 1:  
  __ev64_u32__ x4[4] = {  
    (__ev64_u32__) {0, 1},  
    (__ev64_u32__) {2, 3},  
    (__ev64_u32__) {4, 5},  
    (__ev64_u32__) {6, 7}  
  };

- Example 5 shows mixed explicit casting. x5[1] is equal to (__ev64_u32__) {131075, 262149}.  
  __ev64_u32__ x5[4] = {  
    (__ev64_u32__) {0, 1},  
    (__ev64_u16__) {2, 3, 4, 5},  
    (__ev64_u32__) {6, 7},  
    (__ev64_u32__) {8, 9}  
  };}
5.2 Fixed-point accessors

The following sections discuss fixed-point accessors.

5.2.1 __ev_create_sfix32_fs

The following examples show use of __ev_create_sfix32_fs:

- **Example 1**
  
  ```
  __ev64_s32__ x1 = __ev_create_sfix32_fs(0.5, -0.125);
  // x1 = {0x40000000, 0xF0000000}
  ```

  The floating-point numbers 0.5 and -0.125 are converted to their fixed-point representations and stored in x1.

- **Example 2**
  
  ```
  __ev64_s32__ x2 = __ev_create_sfix32_fs(-1.1, 1.0);
  // x2 = {0x80000000, 0x7fffffff}
  ```

  Both floating-point values, –1.1 and 1.0, are outside of the range that signed fixed-point [–1, 1) supports. Therefore, the results of the conversion are saturated to the most negative number, 0x80000000, and the most positive number, 0x7FFFFFFF.

5.2.2 __ev_create_ufix32_fs

The following examples show use of __ev_create_ufix32_fs:

- **Example 1**
  
  ```
  __ev64_u32__ x1 = __ev_create_ufix32_fs(0.5, 0.125);
  // x1 = {0x80000000, 0x20000000}
  ```

  The floating-point numbers 0.5 and 0.125 are converted to their unsigned fixed-point representations and stored in x1.

- **Example 2**
  
  ```
  __ev64_u32__ x2 = __ev_create_ufix32_fs(-1.1, 1.0);
  // x2 = {0x00000000, 0xffffffff}
  ```

  Both floating-point values, –1.1 and 1.0, are outside of the range that unsigned fixed-point [0, 1) supports. Therefore, the results of the conversion are saturated to the lower bound, 0x00000000, and the upper bound, 0xFFFFFFFF.

5.2.3 __ev_set_ufix32_fs

The following examples show use of __ev_set_ufix32_fs:

- **Example 1**
  
  ```
  __ev64_u32__ x1a = { 0x00000000 0xffffffff };
  __ev64_u32__ x1b = __ev_set_ufix32_fs(x1a, 0.5, 0);
  // x1b = {0x80000000, 0xffffffff}
  ```

  This example shows modification of an element in an SPE variable. The intrinsics work like the create routine in that the floating-point number 0.5 is converted to its unsigned fixed-point representation and placed into element 0.

- **Example 2**
  
  ```
  __ev64_u32__ x2a = { 0x00000000 0xffffffff };
  __ev64_u32__ x2b = __ev_set_ufix32_fs(x2a, 1.5, 0);
  ```
// x2b = {0xffffffff, 0xffffffff}
This example shows modification of an element in an SPE variable. The intrinsics work like the create routine in that the floating-point number 1.5 is saturated to the upper bound for unsigned fixed-point representation and placed into element 0.

5.2.4 __ev_set_sfix32_fs

The following examples show use of __ev_set_sfix32_fs:

- Example 1
  __ev64_u32__ x1a = { 0x00000000 0xffffffff };
  __ev64_u32__ x1b = __ev_set_sfix32_fs (x1a, 0.5, 0);
  // x1b = {0x40000000, 0xffffffff}
This example shows modification of an element in an SPE variable. The intrinsics work like the create routine in that the floating-point number 0.5 is converted to its signed fixed-point representation and placed into element 0.

- Example 2
  __ev64_s32__ x2a = { 0x00000000 0xffffffff };
  __ev64_s32__ x2b = __ev_set_sfix32_fs (x2a, 1.5, 0);
  // x2b = {0x7fffffff, 0xffffffff}
This example shows modification of an element in an SPE variable. The intrinsics work like the create routine in that the floating-point number 1.5 is saturated to the upper bound for signed fixed-point representation and placed into element 0.

5.2.5 __ev_get_ufix32_fs

This example shows extraction of a floating-point number from an SPE variable interpreted as an unsigned fixed-point number. The intrinsic extracts element 1 of the variable and converts it from an unsigned fixed-point number to the closest floating-point representation.

__ev64_u32__ x1 = { 0x80000000, 0xffffffff };
float f1 = __ev_get_ufix32_fs (x1, 1);
// f1 = 1.0

5.2.6 __ev_get_sfix32_fs

This example shows extraction of a floating-point number from an SPE variable interpreted as a signed fixed-point number. The intrinsic extracts element 0 of the variable and converts it from a signed fixed-point number to the closest floating-point value.

__ev64_s32__ x1 = { 0xf0000000, 0xffffffff };
float f1 = __ev_get_sfix32_fs (x1, 0);
// f1 = -0.125

5.3 Loads

These examples apply to load and store intrinsics. All of the examples reference the same 'ev_table':

__ev64_u32__ ev_table[] = {
  (__ev64_u32__){0x01020304, 0x05060708},
  (__ev64_u32__){0x090a0b0c, 0x0d0e0f10},
  (__ev64_u32__){0x11121314, 0x15161718},
  (__ev64_u32__){0x191a1b1c, 0x1d1e1f20},
5.3.1 __ev_lddx

This example shows indexing of double-word load. The base pointer is set to the address of ev_table. The intrinsic offsets the base pointer by 2 double-words (16 bytes). This load is equivalent to ev_table[2].

```c
__ev64_u32__ x1 = __ev_lddx((__ev64_opaque__ *)&ev_table[0], 16);
// x1 = {0x11121314, 0x15161718};
```

5.3.2 __ev_ldd

This example shows an immediate double-word load. The base pointer is set to the address of ev_table. The intrinsic offsets the base pointer by 2 double-words. This load is equivalent to ev_table[2]. The offset in the immediate pointer is scaled by the double-word load size.

```c
__ev64_u32__ x1 = __ev_ldd((__ev64_opaque__ *)&ev_table[0], 2);
// x1 = {0x11121314, 0x15161718};
```

5.3.3 __ev_lhhesplatx

This example shows an index half-word even splat load. The base pointer is set to the address of ev_table. The intrinsic offsets the base pointer by 4 bytes.

```c
__ev64_u32__ x1 = __ev_lhhesplatx((__ev64_opaque__ *)&ev_table[0], 4);
// x1 = {0x05060000, 0x05060000}
```

5.3.4 __ev_lhhesplat

This example shows an immediate half-word even splat load. The base pointer is set to the address of ev_table. The intrinsic offsets the base pointer by 4 half-words (8 bytes). Note that the load size, a half-word in this case, scales the offset in the immediate pointer.

```c
__ev64_u32__ x1 = __ev_lhhesplat((__ev64_opaque__ *)&ev_table[0], 4);
// x1 = {0x090a0000, 0x090a0000}
```
The glossary contains an alphabetical list of terms, phrases, and abbreviations used in this book. Some of the terms and definitions included in the glossary are reprinted from IEEE Std. 754-1985, IEEE Standard for binary floating-point arithmetic, copyright ©1985 by the Institute of Electrical and Electronics Engineers, Inc. with the permission of the IEEE. Note that some terms are defined in the context of their usage in this manual.

**A**

**Application binary interface (ABI).** A standardized interface that defines calling conventions and stack usage between applications and the operating system.

**Architecture.** A detailed specification of requirements for a processor or computer system. It does not specify details for implementing the processor or computer system; instead it provides a template for a family of compatible implementations.

**B**

**Biased exponent.** An exponent whose range of values is shifted by a constant (bias). Typically a bias is provided to allow a range of positive values to express a range that includes both positive and negative values.

**Big-endian.** A byte-ordering method in memory where the address n of a word corresponds to the most-significant byte. In an addressed memory word, the bytes are ordered (left to right) 0, 1, 2, 3, with 0 as the most-significant byte. See Little-endian.

**C**

**Cast.** A cast expression consists of a left parenthesis, a type name, a right parenthesis, and an operand expression. The cast causes the operand value to be converted to the type name within the parentheses.

**D**

**Denormalized number.** A non zero floating-point number whose exponent has a reserved value, usually the format's minimum, and whose explicit or implicit leading significand bit is zero.

**E**

**Effective address (EA).** The 32- or 64-bit address specified for a load, store, or an instruction fetch. This address is then submitted to the MMU for translation to either a physical memory address or an I/O address.

**Exponent.** In the binary representation of a floating-point number, the exponent is the component that normally signifies the integer power to which the value two is raised in determining the value of the represented number. See also Biased exponent.

**F**

**Fixed-point.** (see Fractional)
**Fractional.** SPE supports 16- and 32-bit signed fractional two's complement data formats. For these two N-bit fractional data types, data is represented using the 1.\([N-1]\) bit format. The MSB is the sign bit (-2^0) and the remaining N-1 bits are fractional bits (2^-1 2^-2 ... 2^- (N-1)).

**G**

**General-purpose register** (GPR). Any of the 32 registers in the general-purpose register file. These registers provide the source operands and destination results for all integer data manipulation instructions. Integer load instructions move data from memory to GPRs and store instructions move data from GPRs to memory.

**I**

**IEEE 754.** A standard written by the Institute of Electrical and Electronics Engineers that defines operations and representations of binary floating-point arithmetic.

**Inexact.** Loss of accuracy in an arithmetic operation when the rounded result differs from the infinitely precise value with unbounded range.

**L**

**LSB** (Least-significant bit). The bit of least value in an address, register, data element, or instruction encoding.

**Little-endian.** A byte-ordering method in memory where the address n of a word corresponds to the least-significant byte. In an addressed memory word, the bytes are ordered (left to right) 3, 2, 1, 0, with 3 as the most-significant byte. See Big-endian.

**M**

**Mnemonic.** The abbreviated name of an instruction used for coding.

**Modulo.** A value v that lies outside the range of numbers that an n-bit wide destination type can represent is replaced by the low-order n bits of the two's complement representation of v.

**MSB** (Most-significant bit). The highest-order bit in an address, registers, data element, or instruction encoding.

**N**

**NaN.** An abbreviation for ‘Not a Number’; a symbolic entity encoded in floating-point format. The two types of NaNs are signaling NaNs (SNaNs) and quiet NaNs (QNaNs).

**Normalization.** A process by which a floating-point value is manipulated such that it can be represented in the format for the appropriate precision (single- or double-precision). For a floating-point value to be representable in the single- or double-precision format, the leading implied bit must be a 1.

**O**

**Overflow.** An error condition that occurs during arithmetic operations when the result cannot be stored accurately in the destination register(s). For example, if two 32-bit numbers are multiplied, the result may not be representable in 32 bits.
R

**Reserved field.** In a register, a reserved field is one that is not assigned a function. A reserved field may be a single bit. The handling of reserved bits is implementation-dependent. Software can write any value to such a bit. A subsequent reading of the bit returns 0 if the value last written to the bit was 0 and returns an undefined value (0 or 1) otherwise.

S

**Saturate.** A value $v$ that lies outside the range of numbers representable by a destination type is replaced by the representable number closest to $v$.

**Significand.** The component of a binary floating-point number that consists of an explicit or implicit leading bit to the left of its implied binary point and a fraction field to the right.

**SIMD** (Single-instruction, multiple-data). An instruction set architecture that performs operations on multiple, parallel values within a single operand.

**Splat.** To replicate a value in multiple elements of an SIMD target operand.

**Sticky bit.** A bit that when set must be cleared explicitly.

**Supervisor mode.** The privileged operation state of a processor. In supervisor mode, software, typically the operating system, can access all control registers and the supervisor memory space, among other privileged operations.

U

**Underflow.** An error condition that occurs during arithmetic operations when the result cannot be represented accurately in the destination register. For example, underflow can happen if two floating-point fractions are multiplied and the result requires a smaller exponent and/or mantissa than the single-precision format can provide. In other words, the result is too small for accurate representation.

**User mode.** The unprivileged operating state of a processor used typically by application software. In user mode, software can only access certain control registers and can access only user memory space. No privileged operations can be performed. Also known as problem state.

V

**Vector literal.** A constant expression with a value that is taken as a vector type.

W

**Word.** A 32-bit data element.
7 Revision history

Table 249. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-Mar-2008</td>
<td>1</td>
<td>Initial release.</td>
</tr>
<tr>
<td>22-Oct-2012</td>
<td>2</td>
<td>Added new active RPNs in “Specific properties” of the document.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Document reformatted no content change.</td>
</tr>
<tr>
<td>17-Sep-2013</td>
<td>3</td>
<td>Updated Disclaimer</td>
</tr>
</tbody>
</table>