Introduction

The 32-bit SPC56x/B/C automotive microcontrollers (also known as SPC560B5X) are a family of System-on-Chip (SoC) devices designed to be central to the development of the next generation of central vehicle body controller, smart junction box, front module, peripheral body, door control and seat control applications.

The SPC56x/B/C car body family is a series of automotive microcontrollers based on the Power Architecture® technology and designed specifically for embedded automotive applications.

The SPC56x/B/C family is a highly scalable and compatible family of devices.

However, designing an application that can be easily ported across different members requires knowledge of the features of the devices and any significant differences between them.

The SPC582Bx is a family of 32-bit Power Architecture® microcontrollers that targets automotive vehicle body and gateway applications such as standalone gateway, simple body control module and satellite body application like door or lighting module. The SPC582Bx is the entry product of an automotive microcontroller family which offers the scalability needed to implement platform approaches and delivers the performance and features required by increasingly sophisticated body applications.

This document focuses between the differences across the SPC582Bx family, and SPC560B5x family.

For the latter, we will refer to the best so far product to highlight the differences with SPC582Bx family.

Both devices are ASIL-B compliant.
Contents

1 Block diagrams ......................................................... 6
   1.1 Comparison between block diagrams ...................... 6

2 Overview ................................................................. 8
   2.1 Features ......................................................... 8
   2.2 Supply and packages ....................................... 9

3 Core/Platform .......................................................... 10
   3.1 Cores .......................................................... 10
   3.2 MPU (Memory Protection Unit) ......................... 10
   3.3 Interrupt controller (INTC) .............................. 10
   3.4 DMA ........................................................... 11

4 Memory ................................................................. 12
   4.1 RAM controller ............................................... 12
   4.2 RAM size ...................................................... 12
   4.3 Flash Controller ............................................ 12
   4.4 Code and Data Flash ....................................... 13

5 Reset and boot modes .................................................. 14
   5.1 MC_RGM (Reset Generation Module) .................... 14
   5.2 BAM (Boot assist module) for SPC560B5x ............... 16
   5.3 BAF (Boot Assist FLash) for SPC582Bx .................. 17

6 Clocking ................................................................. 18
   6.1 Clock architecture ........................................... 18
   6.2 RTC/API (real time clock/autonomous periodic interrupt) .... 19

7 System ................................................................. 20
   7.1 STM ............................................................ 20
   7.2 PIT (Periodic interrupt Timer) ......................... 20

8 Debug ................................................................. 21
<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>8.1</td>
<td>Nexus interface</td>
<td>21</td>
</tr>
<tr>
<td>9</td>
<td>Communication I/F</td>
<td>22</td>
</tr>
<tr>
<td>9.1</td>
<td>LIN</td>
<td>22</td>
</tr>
<tr>
<td>9.2</td>
<td>CAN</td>
<td>22</td>
</tr>
<tr>
<td>9.3</td>
<td>I(^2)C</td>
<td>25</td>
</tr>
<tr>
<td>9.4</td>
<td>DSPI</td>
<td>25</td>
</tr>
<tr>
<td>10</td>
<td>Timed I/O</td>
<td>28</td>
</tr>
<tr>
<td>10.1</td>
<td>eMIOS</td>
<td>28</td>
</tr>
<tr>
<td>10.2</td>
<td>SCTU (Self Test Contrl Unit)</td>
<td>28</td>
</tr>
<tr>
<td>11</td>
<td>Analog modules</td>
<td>29</td>
</tr>
<tr>
<td>11.1</td>
<td>ADC/SARADC</td>
<td>29</td>
</tr>
<tr>
<td>12</td>
<td>Safety</td>
<td>33</td>
</tr>
<tr>
<td>12.1</td>
<td>FCCU/CRC/MBIST</td>
<td>33</td>
</tr>
<tr>
<td>13</td>
<td>Appendix A</td>
<td>34</td>
</tr>
<tr>
<td>13.1</td>
<td>Reference document</td>
<td>34</td>
</tr>
<tr>
<td></td>
<td>Revision history</td>
<td>35</td>
</tr>
</tbody>
</table>
List of tables

Table 1. Overview of main features and differences ............................................. 8
Table 2. Overview of main features and differences ............................................. 9
Table 3. Flash controller comparison between SPC582Bx and SPC560B5x ............... 12
Table 4. Main difference between SPC582Bx and SPC560B5x ............................. 13
Table 5. Main difference between SPC582Bx and SPC560B5x ............................. 19
Table 6. Lin difference between SPC582Bx and SPC560B5x devices ...................... 22
Table 7. Document revision history ................................................................. 35
List of figures

Figure 1. SPC560B5x block diagram .................................................. 6
Figure 2. SPC582Bx block diagram ..................................................... 7
Figure 3. SPC582Bx DMA controller structure ..................................... 11
Figure 4. SPC560B5x Reset Generation Module .................................. 14
Figure 5. SPC582B5x Reset Generation Module .................................. 15
Figure 6. SPC560B5x BAM logic flow ................................................. 16
Figure 7. SPC582B2x BAF logic flow .................................................. 17
Figure 8. SPC560B5x clock diagram .................................................. 18
Figure 9. SPC582Bx clock diagram ..................................................... 19
Figure 10. CAN subsytem for SPC582Bx ............................................. 23
Figure 11. FlexCAN subsystem for SPC560B5x .................................. 24
Figure 12. SPC560B5x ADC implementation ...................................... 30
Figure 13. SPC560B5x SARADC block diagram .................................. 32
1 Block diagrams

1.1 Comparison between block diagrams

In Figure 1 and Figure 2 are reported the two block diagrams of the SPC560B5x and SPC582Bx.

Figure 1. SPC560B5x block diagram
Figure 2. SPC582Bx block diagram

[Block diagram of SPC582Bx block diagram]
2 Overview

2.1 Features

Table 1 shows an overview of the features set of the two products. A more detailed description of the differences between the two devices and of the migration from SPC560B5x to SPC582Bx is given in the next sections.

<table>
<thead>
<tr>
<th>Features</th>
<th>SPC582BX</th>
<th>SPC560B5x</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core number</td>
<td>1xz2</td>
<td>1xz0</td>
</tr>
<tr>
<td>Core o</td>
<td>Z215</td>
<td>Z0</td>
</tr>
<tr>
<td>Core MPU</td>
<td>28 regions/core</td>
<td>8 regions/core</td>
</tr>
<tr>
<td>System MPU</td>
<td>12 regions</td>
<td>8 regions</td>
</tr>
<tr>
<td>Core/Platform</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Memory</td>
<td></td>
<td></td>
</tr>
<tr>
<td>RAM size</td>
<td>96 K</td>
<td>48 K</td>
</tr>
<tr>
<td>Standby ram (max/min)</td>
<td>64K/8K</td>
<td>32K/8K</td>
</tr>
<tr>
<td>Code Flash</td>
<td>1M (1 x RWW partition)</td>
<td>512K</td>
</tr>
<tr>
<td>Data Flash</td>
<td>64K (4x16K)</td>
<td>64K (4x16K)</td>
</tr>
<tr>
<td>I/O</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I/O state during and out of reset</td>
<td>High-Z</td>
<td>High-Z</td>
</tr>
<tr>
<td>Debug</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I Fast</td>
<td>1 x JTAG</td>
<td>1 x JTAG</td>
</tr>
<tr>
<td>Trace interface</td>
<td>Nexus</td>
<td>Nexus</td>
</tr>
<tr>
<td>Class</td>
<td>3+</td>
<td>1 (2+ for LBGA208)</td>
</tr>
<tr>
<td>Clock</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Max Freq.</td>
<td>80 MHz</td>
<td>64 MHz</td>
</tr>
<tr>
<td>Clock source (fast)</td>
<td>IRCOSC / XOSC / PLLx</td>
<td>IRCOSC / XOSC / PLLx</td>
</tr>
<tr>
<td>Clock source (slow)</td>
<td>SIRC</td>
<td>SIRC/SXOSC</td>
</tr>
<tr>
<td>System</td>
<td></td>
<td></td>
</tr>
<tr>
<td>INT_CTLR</td>
<td>1 x INTC</td>
<td>1 x INTC</td>
</tr>
<tr>
<td>DMA</td>
<td>1 x 16ch</td>
<td>NO</td>
</tr>
<tr>
<td>STM</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>PIT</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>Communication I/F</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LIN</td>
<td>6 x LinFlex</td>
<td>6 x LinFlex</td>
</tr>
<tr>
<td>CAN</td>
<td>7 x ISOMCAN-FD</td>
<td>6 x FlexCAN</td>
</tr>
</tbody>
</table>
Table 1. Overview of main features and differences (continued)

<table>
<thead>
<tr>
<th>Features</th>
<th>SPC582BX</th>
<th>SPC560B5x</th>
</tr>
</thead>
<tbody>
<tr>
<td>I2C</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>DSPI</td>
<td>4</td>
<td></td>
</tr>
<tr>
<td>eMIOS</td>
<td>1 X 32 ch</td>
<td>2 x 28 Ch</td>
</tr>
<tr>
<td>CTU</td>
<td>32ch</td>
<td>49ch</td>
</tr>
<tr>
<td>ADC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SARADC (12bit)</td>
<td>64ch (1x 12-bit /1x 12-bit supervisor / 1x 10-bit STBY)</td>
<td>36 ADC</td>
</tr>
<tr>
<td>Low Power Modes</td>
<td>HALT/STOP/STANDBY</td>
<td>HALT/STOP/STANDBY</td>
</tr>
<tr>
<td>RTC/API</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Asil level</td>
<td>ASIL-B</td>
<td>ASIL-B</td>
</tr>
<tr>
<td>FCCU</td>
<td>1</td>
<td>No</td>
</tr>
<tr>
<td>CRC</td>
<td>2x4 ch</td>
<td>No</td>
</tr>
<tr>
<td>MBIST</td>
<td>on RAM and FLASH</td>
<td>No</td>
</tr>
</tbody>
</table>

2.2 Supply and packages

Table 2. Overview of main features and differences

<table>
<thead>
<tr>
<th>Features</th>
<th>SPC582BX</th>
<th>SPC560B5x</th>
</tr>
</thead>
<tbody>
<tr>
<td>Package</td>
<td>QFN32 / eTQFP64 / eLQFP100</td>
<td>eLQFP64 / 100 / 144 / LBGA208 (emulation package)</td>
</tr>
<tr>
<td>Temperature</td>
<td>-40°C +105°C/+125°C</td>
<td>-40°C +105°C/+125°C</td>
</tr>
<tr>
<td>High voltage</td>
<td>3.3 or 5V</td>
<td>3.3 or 5V</td>
</tr>
<tr>
<td>Low voltage</td>
<td>Internal</td>
<td>Internal</td>
</tr>
<tr>
<td>Ballast</td>
<td>Internal</td>
<td>Internal</td>
</tr>
</tbody>
</table>
3 Core/Platform

3.1 Cores

The SPC582Bx has a High performance 80 MHz e200z2 single core with:
- 32-bit Power Architecture technology CPU
- Core frequency as high as 80 MHz
- Variable Length Encoding (VLE)
- Floating Point, End-to-End Error Correction

The SPC560B5x has a High-performance 64 MHz e200z0h CPU with:
- 32-bit Power Architecture® technology
- Up to 60 DMIPs operation
- Variable length encoding

3.2 MPU (Memory Protection Unit)

The MPU sits on the slave side of the XBAR and allows highly configurable control over all master accesses to the memory.

SPC582Bx has 12 regions per core, SPC560B5x has 8 regions.

3.3 Interrupt controller (INTC)

Both devices furnishes one INTC.

INTC for SPC582Bx has the following features:
- Each peripheral interrupt source is software-steerable to processor 0
- 32 Software-settable interrupt request sources
- 10 bit vector
  - Unique vector for each interrupt request source
  - Hardware connection to processor or read from register
- Each interrupt source can be programmed to one of 64 priorities
- Each interrupt source can be triggered by software
- Preemption
  - Preemptive prioritized interrupt requests to processor
  - ISR with higher priority preempts ISRs or tasks with lower priorities
  - Automatic pushing or popping of preempted priority to or from a LIFO
  - Ability to modify the ISR or task priority; modifying the priority can be used to implement the Priority Ceiling Protocol for accessing shared resources
- 3 INTC clock cycles from interrupt request into interrupt request to CPU Low latency
- 3 INTC clock cycles from receipt of interrupt request from peripheral to interrupt request to processor; four clock cycles from receipt of software request
INTC for SPC560B5x has the following features:

- Supporting 134 peripheral and 8 software configurable interrupt request sources
- Unique 9-bit vector per interrupt source
- Each interrupt source can be programmed to one of 16 priorities
- Preemption
  - Preemptive prioritized interrupt requests to processor
  - ISR at a higher priority preempts ISRs or tasks at lower priorities
  - Automatic pushing or popping of preempted priority to or from a LIFO
  - Ability to modify the ISR or task priority; modifying the priority can be used to implement the priority ceiling protocol for accessing shared resources.
- Low latency
  - 3 clocks from receipt of interrupt request from peripheral to interrupt request to processor

3.4 DMA

SPC582Bx provides a 1x16ch DMA controller, SPC560B5x has no DMA

Figure 3. SPC582Bx DMA controller structure
4 Memory

4.1 RAM controller

Both devices have one ram controller, the SPC582Bx one has size 96K (1XPRAM control), the SPC560B5x one has size 48K.

The difference between the two is that the SPC582Bx provides End-to-end Error Correction Code (e2eECC), instead the SPC560B5x provides traditional ECC. This e2eECC is structurally different to traditional "ECC at memory" functionality because it provides robust error detection capabilities from one endpoint of an information transfer to another endpoint, with temporary information storage in one or more intermediate components. Memory protected by ECC/EDC traditionally generates and checks additional error parity information local to the memory unit to detect or correct errors that have occurred on data stored in the memory, or both. On the other hand, e2eECC generates error protection codes at the source of data generation.

4.2 RAM size

Both devices have one ram controller, the SPC582Bx one has size 96K (1XPRAM control), the SPC560B5x one has size 48K.

Standby RAM (Max/Min) is 64K/8K for SPC582Bx series and 32K/8K for SPC560B5x series.

4.3 Flash Controller

Below Table 3 summarizes the differences between flash controllers available in SPC582Bx and SPC560B5x.

<table>
<thead>
<tr>
<th>Parameter/Feature</th>
<th>SPC582BX</th>
<th>SPC560B5x</th>
</tr>
</thead>
<tbody>
<tr>
<td>N. of flash controller ports connected to the XBAR slave ports</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>AHB data bus width</td>
<td>32</td>
<td>32</td>
</tr>
<tr>
<td>Flash write data bus width</td>
<td>128</td>
<td>32</td>
</tr>
</tbody>
</table>
4.4 Code and Data Flash

Both device provide 64k of data flash, 4x16K banks.

<table>
<thead>
<tr>
<th>Parameter/Feature</th>
<th>SPC582BX</th>
<th>SPC560B5x</th>
</tr>
</thead>
<tbody>
<tr>
<td>Flash read data bus width</td>
<td>64</td>
<td>128</td>
</tr>
</tbody>
</table>

| Buffer | Read buffering and line prefetching support via 4-entry, 4-way set associative mini-cache plus prefetch controller per AHB port to provide single-cycle "buffer hit" read response | Four-entry "page" buffer, each entry containing 128 bits of data plus an associated controller which prefetches sequential lines of data from the flash memory array into the buffer (code flash) + 128-bit register which serves as a temporary page holding register and does not support any prefetching (data flash) |

Table 4. Main difference between SPC582Bx and SPC560B5x

<table>
<thead>
<tr>
<th>Features</th>
<th>SPC582BX</th>
<th>SPC560B5x</th>
</tr>
</thead>
<tbody>
<tr>
<td>Code Flash size</td>
<td>1M</td>
<td>512 K</td>
</tr>
<tr>
<td>Error correction code</td>
<td>Double Error Correction, Triple Error Detection</td>
<td>Single error correction (SEC) Double error detection</td>
</tr>
<tr>
<td>Red-while-modify</td>
<td>Yes</td>
<td>NO</td>
</tr>
<tr>
<td>Programming during erase suspend</td>
<td>Yes</td>
<td>NO</td>
</tr>
<tr>
<td>Utest mode</td>
<td>Yes</td>
<td>NO</td>
</tr>
<tr>
<td>Protection strategy</td>
<td>Test mode disable</td>
<td>Censored mode against piracy</td>
</tr>
</tbody>
</table>
5 Reset and boot modes

5.1 MC_RGM (Reset Generation Module)

The reset generation module (MC_RGM) centralizes the different reset sources and manages the reset sequence of the device. It provides a register interface and the reset sequencer.

Figure 4. SPC560B5x Reset Generation Module
MC_RMG common features:
- Destructive resets management
- Functional reset management
- Signaling of reset events after each reset sequence (reset status flags)
- Conversion of reset events to SAFE mode or interrupt request events (for further mode details please see the MC_ME chapter)
- Short reset sequence configuration
- Bidirectional reset behavior configuration

SPC560B5x MC_RGM provides also:
- Selection of alternate boot via the backup SRAM on STANDBY mode exit (for further mode details, please see the MC_ME chapter)
- Boot mode capture on RESET deassertion
5.2 **BAM (Boot assist module) for SPC560B5x**

The BAM consists of a block of ROM at address 0xFFFF_C000 containing VLE firmware. The BAM provides two main functions:

- Manages the serial download (FlexCAN or LINFlexD protocols supported) including support for a serial password if censorship is enabled
- Places the microcontroller into static mode if flash memory boot mode is selected and a valid BOOT_ID is not located in one of the boot sectors by the SSCM

![Figure 6. SPC560B5x BAM logic flow](image)

The initial (reset) device configuration is saved including the mode and clock configuration. This means that the serial download software running in the BAM can change to the modes and clocking, then restore these to the default values before running the newly downloaded application code from the SRAM.

The SSCM_STATUS[BMODE] field indicates which boot mode is to be executed. This field is only updated during reset.
There are two conditions where the boot mode is not considered valid and the BAM pushes the microcontroller into static mode after restoring the default configuration:

- **BMODE = 011** (flash memory boot mode). This means that the SSCM has been unable to find a valid BOOT_ID in the boot sectors so has called the BAM
- **BMODE = reserved**

In static mode a wait instruction is executed to halt the core.

For the FlexCAN and LINFlexD serial boot modes, the respective area of BAM code is executed to download the code to SRAM.

### 5.3 BAF (Boot Assist Flash) for SPC582Bx

The BAF code is programmed by ST. The two main tasks of BAF are to provide a serial bootloader feature and to search for the application entry point. The BAF is executed using the IRCOSC as clock source.

The MCU is booted through a collaboration of several blocks, hardware and firmware. The first boot phases are performed by a state machine inside the System Status and Configuration Module (SSCM). Once completed, the SSCM sends a reset vector to the HW boot core of the device pointing into the Boot Assist Flash (BAF). The BAF code then checks the life cycle of the device. If it is FAIL_ANALYSIS, the BAF enters a loop in which it services the watchdog. Otherwise, it searches for a boot header and boots the application code in internal flash memory.

**Figure 7. SPC582B2x BAF logic flow**

![BAF Logic Flow Diagram](image-url)
6 Clocking

6.1 Clock architecture

System clock for SPC560B5x is generated from three sources:
- Fast external crystal oscillator 4-16 MHz (FXOSC)
- Fast internal RC oscillator 16 MHz (FIRC)
- Frequency modulated phase locked loop (FMPLL)

Additionally, there are two low power (slow) oscillators:
- Slow internal RC oscillator 128 kHz (SIRC)
- Slow external crystal oscillator 32Khz (SXOSC)

System clock for SPC582Bx is generated from three sources also:
- External oscillator/crystal (XOSC)
- Internal 16 MHz RC oscillator (IRCOSC)
- Frequency modulated phase locked loop (FMPLL)

Additionally there is the Slow internal RC oscillator 128 Khz (SIRC) as low power (slow) clock source.
6.2 RTC/API (real time clock/autonomous periodic interrupt)

The RTC is a free running counter used for time keeping applications. The RTC may be configured to generate an interrupt at a predefined interval independent of the mode of operation (run mode or low power mode). The RTC also supports an autonomous periodic interrupt (API) function which can be used to generate a periodic event to the wakeup unit or an interrupt request. Both devices have one RTC/API, with the following different features in terms of counter clock sources.

<table>
<thead>
<tr>
<th></th>
<th>SPC582BX</th>
<th>SPC560B5x</th>
</tr>
</thead>
<tbody>
<tr>
<td>Code Flash size</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Type of counter clock sources</td>
<td>LPRC prescaled by 8 (128 kHz)</td>
<td>SIROC (128 KHz)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>SXOC (32 KHz)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>FIRC (16 MHz)</td>
</tr>
</tbody>
</table>
7 System

7.1 STM

Both devices provide one System Timer Module, with a difference regarding the clock source in charge to drive it.

SPC582Bx STM is driven by FBRIDGE clock divided by an 8bit prescale value; SPC560B5x STM is driven by the system clock divided by an 8bit prescale clock.

Here are the full features, common to both:
- One 32-bit up counter with 8-bit prescaler
- Four 32-bit compare channels
- Independent interrupt source for each channel
- Counter can be stopped in debug mode.

7.2 PIT (Periodic interrupt Timer)

Both devices have 6 channel PIT, the SPC582Bx PIT is also able to trigger DMA channels.
8 Debug

8.1 Nexus interface

Both devices support Nexus interface.

SPC582Bx has a Nexus Class 3+, the SPC560B5x has a Class 1 except for LBGA208 (emulation package) which provides the Class 2+
9 Communication I/F

9.1 LIN

SPC582Bx contains 6 Linflex, SPC560B5x contains 4 LinFlex.
The first one is DMA capable, the second one is not DMA capable.

<table>
<thead>
<tr>
<th>Features</th>
<th>SPC582BX</th>
<th>SPC560B5x</th>
</tr>
</thead>
<tbody>
<tr>
<td>N. of Linflex</td>
<td>6</td>
<td>4</td>
</tr>
<tr>
<td>Protocol version</td>
<td>version 1.3, 2.0, and 2.1</td>
<td>Versions 1.3, 2.0, 2.1, and J2602</td>
</tr>
<tr>
<td>Timeout management</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>DMA interface</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>Separate clock for baud rate calculation</td>
<td>Yes</td>
<td>N0</td>
</tr>
</tbody>
</table>

9.2 CAN

SPC582Bx has two CAN subsystem implemented
- CAN subsystem
- CAN subsystem
1. Number of M_CAN nodes (M_CANx) varies per device. Please refer to RM0403 “SPC582Bx 32-bit Power Architecture® microcontroller for automotive vehicle body and gateway applications” Chapter 7 Device configuration to see the number of M_CAN nodes used in the device.

Features:

The CAN subsystem consists of the following major blocks:

- Modular CAN cores: The registers of the CAN module can be accessed using the Generic Slave Interface (GSI)
- CAN-RAM arbiter
- SRAM interface and memory organization
- ECC controller

SPC560B5x has the FlexCAN implemented.

The FlexCAN module is a communication controller implementing the CAN protocol Specification.
Figure 11. FlexCAN subsystem for SPC560B5x
Features:
- Full implementation of the CAN protocol specification, version 2.0B
  - Standard data and remote frames
  - Extended data and remote frames
  - 0-8 bytes data lengh
  - Programmable bit rate up to 1 Mbit/s
  - Content-related addressing
- Flexible message buffers (up to 64) of zero to eight bytes data length
- Each MB configurable as Rx or Tx, all supporting standard and extended messages
- Individual Rx Mask Registers per message buffer
- Includes either 1056 bytes (64 MBs) of SRAM used for MB storage
- Includes either 256 bytes (64 MBs) of SRAM used for individual Rx Mask Registers
- Full featured Rx FIFO with storage capacity for 6 frames and internal pointer handling
- Powerful Rx FIFO ID filtering, capable of matching incoming IDs against either 8 extended, 16 standard or 32 partial (8 bits) IDs, with individual masking capability
- Selectable backwards compatibility with previous FlexCAN version
- Programmable loop-back mode supporting self-test operation
- Programmable transmission priority scheme: lowest ID, lowest buffer number or highest priority
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)
- Short latency time due to an arbitration scheme for high-priority messages
- Low power mode
- Hardware cancellation on tx mesage buffers

9.3 I2C
Both devices provide I2C interface, with some difference showed below by looking at the features.
- Maximum communication length and the number of devices that can be connected are limited by a maximum bus capacitance of 400 pF (SPC582Bx)
- No support for general call address (SPC560B5x)
- Not compliant to ten-bit addressing (SPC560B5x)

9.4 DSPI
For both devices, DSPI can operate in SPI configuration.
SPC582Bx has 4 DSPI, SPC560B5x has 3 DSPI.
Here the main differences:

- **Type of transfer**
  - Full-duplex, for wine synchronous transfers (SPC582Bx)
  - Full-duplex, three-wire synchronous transfers (SPC560B5x)

- **Programmable transfer attributes on a per-frame basis**

- **SPC582Bx**
  - 8 transfer attribute registers along with 8 extended transfer attribute registers
  - Serial clock with programmable polarity and phase
  - Various programmable delays
  - Programmable serial frame size of 4 to 64 bits, expandable by software control. SPI frames longer than 32 bits are supported using the continuous selection format
  - Continuously held chip select capability
  - Parity control

- **SPC560B5x**
  - 6 clock and transfer attribute registers
  - Serial clock with programmable polarity and phase

- **Programmable delays**
  - CS to SCK delay
  - SCK to CS delay
  - Delay between frames

- **Deglitching support**
  - Up to 128 Peripheral Chip Selects with external demultiplexer (SPC582Bx)
  - For up to 32 peripheral chip selects with external demultiplexer (SPC560B5x)

- **DMA support for adding entries to TX FIFO and removing entries from RX FIFO (SPC582Bx):**
  - TX FIFO is not full (TFFF)
  - RX FIFO is not empty (RFDF)
  - CMD FIFO is not full (CMDFFF)

- **SPC582Bx**
  - End of Queue reached (EOQF)
  - TX FIFO is not full (TFFF)
  - CMD FIFO is not full (CMDFFF)
  - Transfer of current frame Complete (TCF)
  - Transfers due from current Command frame Complete (CMDTCF)
  - Transfer of current SPI frame Complete (SPITCF)
  - Transfer of current SPI frame complete (SPITCF)
  - Attempt to transmit with an empty Transmit FIFO (TFUF)
  - RX FIFO is not empty (RFDF)
  - Frame received while Receive FIFO is full (RFOF)
  - SPI parity error (SPEF)
  - Data present in TX FIFO while CMD FIFO is empty (TFIWF)

- **SPC560B5x**
- End of queue reached (EOQF)
- TX FIFO is not full (TFFF)
- Transfer of current frame complete (TCF)
- RX FIFO is not empty (RFDF)
- FIFO overrun (attempt to transmit with an empty TX FIFO or serial frame received while RX FIFO is full) (RFOF) or (TFUF)
- Power-saving architectural features: support for stop mode (SPC582BX)
10 Timed I/O

10.1 eMIOS

The eMIOS provides functionality to generate or measure time events.

Here are the main differences:

- Number of blocks
  - 1 eMIOS block with 32 channels (SPC582Bx)
  - 2 eMIOS blocks with 28 channels each (SPC560B5x)
  - 50 channels with OPWMT, which can be connected to the CTU
  - 6 channels with single action IC/OC
  - Both eMIOS blocks can be synchronized
- eMIOS block can be synchronized from outside (SPC582Bx)
- Flag outputs of channels 8-11 of eMIOSs are used to disable the outputs of other channels. They form the ODIS bits (SPC582Bx)

10.2 SCTU (Self Test Control Unit)

To handle safety features, the SPC582Bx implements a STCU (for instance memory Built-In Self test - MBIST). SPC560B5x does not implement the STCU module.
11 Analog modules

11.1 ADC/SARADC

SPC582Bx provides 64 ADC channels distributed between 10bit, 12bit, stdby ADC and an independent 12 bit SARADC.

SPC560B5x provides 36 ADC channels with 10bit resolution.

SPC560B5x ADC features:

- 10-bit resolution
- 36 channels (depending on package type), expandable to 64 channels via external multiplexing)
  - As many as 16 precision channels
  - As many as 20 standard channels, 4 being expandable to as many as 32 external channels
- Address decoder signal generation (alternate functions MA[2:0]) to control external multiplexers
- Individual conversion registers for each channel (internal and external)
- 3 different sampling and conversion time registers CTR[0:2] (internal precision channels, standard channels, external channels)
- As many as 64 data registers for storing converted data. Conversion information, such as mode of operation (normal, injected or CTU), is associated to data value
- Conversion triggering sources:
  - Software
  - CTU
  - PIT channel 2(for inject conversion)
- 4 analog watchdogs
  - Interrupt capability
  - Allow continuous hardware monitoring of 4 analog input channels
- Presampling (VSS and VDD)
- Conversation on external channels managed in the same way as internal channels, making it transparent to the application
- One shot/Scan Modes
- Chain Injection Mode
- Power-down mode
- 2 different abort functions allow to abort either single-channel conversation
- Auto-clock-off
Figure 12. SPC560B5x ADC implementation
There are instead the list of the features about SPC582Bx SARADC, not available in SPC560B5x series:

- Selectable 10-bit or 12-bit data resolution output for 12-bit SARADC
- Selectable 8-bit or 10-bit data resolution output for 10-bit SARADC
- Up to 96 internal channels, 32 test channels, 128 external channels supported; variable number of analog channels of each type controlled by parameters
- 4 different conversion timing registers selectable for any channel
- Mapping of external channel to any internal channel through static programming by software
- Shorting of test channel with internal channel through static programming by software
- External decode signals (3 signals) for selection of external analog mux inputs
- Normal conversion with One Shot/Scan modes
- Injected conversion with dedicated trigger input
- 2 different abort features that allow to abort either a single channel conversion or chain conversion
- Reference selection for each channel
- Power Down Mode
- Dedicated data register for each channel, containing the following information regarding to the conversion result in one half-word:
  - 10-bit or 12-bit for 12-bit SARADC
  - 8-bit or 10 bit for 10-bit SARADC
- Status byte which provides some conversion information such as mode of operation (Normal, Injected, or CTU), data valid, data overwritten status
- Control byte for reference selection, conversion timing parameter selection
- Configurable number of analog watchdogs. Trigger outputs on watchdog threshold crossover events
- 2 different CTU modes (CTU Control mode and CTU Trigger mode) available when CTU feature is present in SARADC instance
- Interrupt/DMA support for the following conditions
  - End of conversion of single channel for both normal, injected conversions
  - End of conversion chain for both normal, injected conversions
  - End of CTU conversion
  - Watchdog Thresholds crossover
Figure 13. SPC560B5x SARADC block diagram

Note: Test channels are mapped to internal analog channels via the TCCAPRn registers of SAR ADC supervisor.
12 Safety

12.1 FCCU/CRC/MBIST

These features are available on SPC582Bx only.
13 Appendix A

13.1 Reference document

1. SPC582B60x, SPC582B64x, SPC582B50x Datasheet – target specification
2. SPC582Bx Reference Manual – RM0403
3. SPC582Bx Reference Manual – RM0403
4. SPC560B5x Reference Manual - RM0017
Revision history

Table 7. Document revision history

<table>
<thead>
<tr>
<th>Date</th>
<th>Revision</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>07-May-2018</td>
<td>1</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved