

---

## STM32F4 Series safety manual

### Introduction

This document must be read along with the technical documentation such as reference manual(s) and datasheets for the STM32F4 Series microcontroller devices, available on [www.st.com](http://www.st.com).

It describes how to use the devices in the context of a safety-related system, specifying the user's responsibilities for installation and operation in order to reach the targeted safety integrity level. It also pertains to the X-CUBE-STL software product.

It provides the essential information pertaining to the applicable functional safety standards, which allows system designers to avoid going into unnecessary details.

The document is written in compliance with IEC 61508, and it provides information relative to other functional safety standards.

The safety analysis in this manual takes into account the device variation in terms of memory size, available peripherals, and package.

# 1 About this document

## 1.1 Purpose and scope

This document describes how to use Arm®Cortex®-M4 -based STM32F4 Series microcontroller unit (MCU) devices (further also referred to as *Device(s)*) in the context of a safety-related system, specifying the user's responsibilities for installation and operation, in order to reach the desired safety integrity level.

It is useful to system designers willing to evaluate the safety of their solution embedding one or more *Device(s)*. For terms used, refer to the glossary at the end of the document.

*Note:* *Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.*



## 1.2 Normative references

This document is written in compliance with the IEC 61508 international norm for functional safety of electrical, electronic and programmable electronic safety-related systems, version IEC 61508:1-7 © IEC:2010.

The other functional safety standards considered in this manual are:

- ISO 13849-1:2015, ISO13849-2:2012
- IEC 62061:2005+AMD1:2012+AMD2:2015
- IEC 61800-5-2:2016

The following table maps the document content with respect to the IEC 61508-2 Annex D requirements.

**Table 1. Document sections versus IEC 61508-2 Annex D safety requirements**

Safety requirement	Section number
D2.1 a) a functional specification of the functions capable of being performed	3
D2.1 b) identification of the hardware and/or software configuration of the <i>Compliant item</i>	3.2
D2.1 c) constraints on the use of <i>Compliant item</i> or assumptions on which analysis of the behavior or failure rates of the item are based	3.2
D2.2 a) the failure modes of <i>Compliant item</i> due to random hardware failures, that result in a failure of the function and that are not detected by diagnostics internal to <i>Compliant item</i> ;	3.7
D2.2 b) for every failure mode in a), an estimated failure rate;	
D2.2 c) the failure modes of <i>Compliant item</i> due to random hardware failures, that result in a failure of the function and that are detected by diagnostics internal to <i>Compliant item</i> ;	
D2.2 d) the failure modes of the diagnostics, internal to <i>Compliant item</i> due to random hardware failures, that result in a failure of the diagnostics to detect failures of the function;	
D2.2 e) for every failure mode in c) and d), the estimated failure rate;	3.2.2
D2.2 f) for every failure mode in c) that is detected by diagnostics internal to <i>Compliant item</i> , the diagnostic test interval;	
D2.2 g) for every failure mode in c) the outputs of <i>Compliant item</i> initiated by the internal diagnostics;	3.6
D2.2 h) any periodic proof test and/or maintenance requirements;	3.7
D2.2 i) for those failure modes, in respect of a specified function, that are capable of being detected by external diagnostics, sufficient information must be provided to facilitate the development of an external diagnostics capability.	
D2.2 j) the hardware fault tolerance;	3
D2.2 k) the classification as type A or type B of that part of <i>Compliant item</i> that provides the function (see 7.4.4.1.2 and 7.4.4.1.3);	


### 1.3 Reference documents

- [1] AN5141: Results of FMEA on STM32F4 Series microcontrollers.
- [2] AN5140: FMEDA snapshots for STM32F4 Series microcontrollers.

## 2 Device development process

STM32 series product development process (see [Figure 1](#)), compliant with the IATF 16949 standard, is a set of interrelated activities dedicated to transform customer specification and market or industry domain requirements into a semiconductor device and all its associated elements (package, module, sub-system, hardware, software, and documentation), qualified with ST internal procedures and fitting ST internal or subcontracted manufacturing technologies.

**Figure 1. STMicroelectronics product development process**



## 3 Reference safety architecture

This section reports details of the STM32F4 Series safety architecture.

### 3.1 Safety architecture introduction

*Device(s)* analyzed in this document can be used as *Compliant item(s)* within different safety applications.

The aim of this section is to identify such *Compliant item(s)*, that is, to define the context of the analysis with respect to a reference concept definition. The concept definition contains reference safety requirements, including design aspects external to the defined *Compliant item*.

As a consequence of *Compliant item* approach, the goal is to list the system-related information considered during the analysis, rather than to provide an exhaustive hazard and risk analysis of the system around *Device*. Such information includes, among others, application-related assumptions for danger factors, frequency of failures and diagnostic coverage already guaranteed by the application.

### 3.2 Compliant item


This section defines the *Compliant item* term and provides information on its usage in different safety architecture schemes.

#### 3.2.1 Definition of Compliant item

According to IEC 61508:1 clause 8.2.12, *Compliant item* is any item (for example an element) on which a claim is being made with respect to the clauses of IEC 61508 series. Any mature *Compliant item* must be described in a safety manual available to [End user](#).

In this document, *Compliant item* is defined as a system including one or two STM32 devices (see [Figure 2](#)). The communication bus is directly or indirectly connected to sensors and actuators.

Figure 2. STM32 as *Compliant item*



Other components might be related to *Compliant item*, like the external HW components needed to guarantee either the functionality of *Device* (external memory, clock quartz and so on) or its safety (for example, the external watchdog or voltage supervisors).

A defined *Compliant item* can be classified as *element* according to IEC61508-4, 3.4.5.

#### 3.2.2 Safety functions performed by Compliant item

In essence, *Compliant item* architecture encompasses the following processes performing the safety function or a part of it:

- input processing elements (PEi) reading safety related data from the remote controller connected to the sensor(s) and transferring them to the following computation elements
- computation processing elements (PEC) performing the algorithm required by the safety function and transferring the results to the following output elements
- output processing elements (PEo) transferring safety related data to the remote controller connected to the actuator

- in 1oo2 architecture, potentially a further voting processing element (PEv)
- the computation processing elements can be involved (to the extent depending to the target safety integrity) in the implementation of local software-based diagnostic functions; this is represented by the block PEd
- processes external to *Compliant item* ensuring safety integrity, such as watchdog (WDTe) and voltage monitors (VMONe)

The role of the PEv process is clarified in [Section 3.2.4 Reference safety architectures - 1oo2](#). The role of the WDTe and VMONe external processes is clarified under [Section 3.6 Hardware and software diagnostics](#):

- WDTe: refer to [External watchdog – CPU\\_SM\\_5](#) and [Control flow monitoring in Application software – CPU\\_SM\\_1](#),
- VMONe: refer to [Supply voltage internal monitoring \(PVD\) – VSUP\\_SM\\_1](#) and [System-level power supply management - VSUP\\_SM\\_5](#).

In summary, *Devices* support the implementation of *End user* safety functions consisting of three operations:

- safe acquisition of safety-related data from input peripheral(s)
- safe execution of *Application software* program and safe computation of related data
- safe transfer of results or decisions to output peripheral(s)

Claims on *Compliant item* and computation of safety metrics are done with respect to these three basic operations.

According to the definition for implemented safety functions, *Compliant item* (element) can be regarded as type B (as per IEC61508-2, 7.4.4.1.3 definition). Despite accurate, exhaustive and detailed failure analysis, *Device* has to be considered as intrinsically complex. This implies its type B classification.


Two main safety architectures are identified: 1oo1 (using one *Device*) and 1oo2 (using two *Devices*).

### 3.2.3 Reference safety architectures - 1oo1

1oo1 reference architecture ([Figure 3](#)) ensures safety integrity of *Compliant item* through combining *Device* internal processes (implemented safety mechanisms) with external processes WDTe and VMONe.

1oo1 reference architecture targets [safety integrity level \(SIL\) SIL2](#).

**Figure 3. 1oo1 reference architecture**




### 3.2.4 Reference safety architectures - 1oo2

1oo2 reference architecture (Figure 4) contains two separate channels, either implemented as 1oo1 reference architecture ensuring safety integrity of *Compliant item* through combining *Device* internal processes (implemented safety mechanisms) with external processes WDTe and VMONE. The overall safety integrity is then ensured by the external voter PEv, which allows claiming hardware fault tolerance (HFT) equal to 1. Achievement of higher safety integrity levels as per IEC61508-2 Table 3 is therefore possible. Appropriate separation between the two channels (including power supply separation) should be implemented in order to avoid huge impact of common-cause failures (refer to Section 4.2 Analysis of dependent failures). However,  $\beta$  and  $\beta_D$  parameters computation is required.

1oo2 reference architecture targets SIL3.

Figure 4. 1oo2 reference architecture



### 3.3 Safety analysis assumptions

This section collects all assumptions made during the safety analysis of *Devices*.

#### 3.3.1 Safety requirement assumptions

The safety concept specification, the overall safety requirement specification and the consequent allocation determine the requirements for *Compliant item* as further listed. *ASR* stands for assumed safety requirement.

**Caution:** It is *End user's* responsibility to check the compliance of the final application with these assumptions.


**ASR1:** *Compliant item* can be used to implement four kinds of safety function modes of operation according to part 4,3.5.16:

- a continuous mode (CM) or high-demand (HD) SIL3 safety function (CM3), or
- a low-demand (LD) SIL3 safety function (LD3), or
- a CM or HD SIL2 safety function (CM2), or
- a LD SIL2 safety function (LD2).

**ASR2:** *Compliant item* is used to implement safety function(s) allowing a specific worst-case time budget (see note below) for the STM32 MCU to detect and react to a failure. That time corresponds to the portion of the process safety time (PST) allocated to *Device* (STM32xx Series duty in Figure 5) in error reaction chain at system level.

**Note:** The computation for time budget mainly depends on the execution speed for periodic tests implemented by software. Such duration might depend on the actual amount of hardware resources (RAM memory, Flash memory, peripherals) actually declared as safety-related. Further constraints and requirements from IEC61508-2, 7.4.5.3 must be considered.

Figure 5. Allocation and target for STM32 PST



**ASR3:** *Compliant item* is used to implement safety function(s) that can be continuously powered on for a period over eight hours. It is assumed to not require any proof test, and the lifetime of the product is considered to be no less than 10 years.

**ASR4:** It is assumed that only one safety function is performed or if many, all functions are classified with the same *SIL* and therefore they are not distinguishable in terms of their safety requirements.

**ASR5:** In case of multiple safety function implementations, it is assumed that *End user* is responsible to duly ensure their mutual independence.

**ASR6:** It is assumed that there are no *non-safety-related* functions implemented in *Application software*, coexisting with safety functions.

**ASR7:** It is assumed that the implemented safety function(s) does (do) not depend on transition of *Device* to and from a low-power state.

**ASR8:** The local safe state of *Compliant item* is the one in which either:

- SS1: *Application software* is informed by the presence of a fault and a reaction by *Application software* itself is possible.
- SS2: *Application software* cannot be informed by the presence of a fault or *Application software* is not able to execute a reaction.

**Note:** *End user* must take into account that random hardware failures affecting *Device* can compromise its operation (for example failure modes affecting the program counter prevent the correct execution of software).



The following table provides details on the SS1 and SS2 safe states.

**Table 2. SS1 and SS2 safe state details**

Safe state	Condition	Compliant item action	System transition to safe state – 1oo1 architecture	System transition to safe state – 1oo2 architecture
SS1	<i>Application software</i> is informed by the presence of a fault and a reaction by <i>Application software</i> itself is possible.	Fault reporting to <i>Application software</i>	<i>Application software</i> drives the overall system in its safe state	<i>Application software</i> in one of the two channels drives the overall system in its safe state
SS2	<i>Application software</i> cannot be informed by the presence of a fault or <i>Application software</i> is not able to execute a reaction.	Reset signal issued by WDTe	WDTe drives the overall system in its safe state (“safe shut-down”) <sup>(1)</sup>	PEv drives the overall system in its safe state

1. Safe state achievement intended here is compliant to Note on IEC 61508-2, 7.4.8.1

**ASR9:** It is assumed that the safe state defined at system level by *End user* is compatible with the assumed local safe state (SS1, SS2) for *Compliant item*.

**ASR10:** *Compliant item* is assumed to be analyzed according to routes 1H and 1S of IEC 61508-2.

**Note:** Refer to [Section 3.5 Systematic safety integrity](#) and [Section 3.6 Hardware and software diagnostics](#).

**ASR11:** *Compliant item* is assumed to be regarded as type B, as per IEC 61508:2, 7.4.4.1.2.

## 3.4 Electrical specifications and environment limits

To ensure safety integrity, the user must operate *Device(s)* within its (their) specified:

- absolute maximum rating
- capacity
- operating conditions

For electrical specifications and environmental limits of *Device(s)*, refer to its (their) technical documentation such as datasheet(s) and reference manual(s) available on [www.st.com](http://www.st.com).

## 3.5 Systematic safety integrity

According to the requirements of IEC 61508 -2, 7.4.2.2, the *Route 1S* is considered in the safety analysis of *Device(s)*. As clearly authorized by IEC61508-2, 7.4.6.1, STM32 *MCU* products can be considered as standard, mass-produced electronic integrated devices, for which stringent development procedures, rigorous testing and extensive experience of use minimize the likelihood of design faults. However, ST internally assesses the compliance of the *Device* development flow, through techniques and measures suggested in the IEC 61508-2 Annex F. A *safety case database* (see [Section 5 List of evidences](#)) keeps evidences of the current compliance level to the norm.

## 3.6 Hardware and software diagnostics

This section lists all the safety mechanisms (hardware, software and application-level) considered in the *Device* safety analysis. It is expected that users are familiar with the architecture of *Device*, and that this document is used in conjunction with the related *Device* datasheet, user manual and reference information. To avoid inconsistency and redundancy, this document does not report device functional details. In the following descriptions, the words *safety mechanism*, *method*, and *requirement* are used as synonyms.

As the document provides information relative to the superset of peripherals available on the devices it covers (not all devices have all peripherals), users are supposed to disregard any recommendations not applicable to their *Device* part number of interest.

Information provided for a function or peripheral applies to all instances of such function or peripheral on *Device*. Refer to its reference manual or/and datasheet for related information.

The implementation guidelines reported in the following section are for reference only. The safety verification executed by ST during the *Device* safety analysis and related diagnostic coverage figures reported in this manual (or related documents) are based on such guidelines. For clarity, safety mechanisms are grouped by *Device* function.

Information is organized in form of tables, one per safety mechanism, with the following fields:

<b>SM CODE</b>	Unique safety mechanism code/identifier used also in <i>FMEA</i> document. Identifiers use the scheme <i>mmm_SM_x</i> where <i>mmm</i> is a 3- or 4-letter module (function, peripheral) short name, and <i>x</i> is a number. It is possible that the numbering is not sequential (although usually incremental) and/or that the module short name is different from that used in other documents.
<b>Description</b>	Short mnemonic description
<b>Ownership</b>	ST: method is available on silicon.  <i>End user</i> : method must be implemented by <i>End user</i> through <i>Application software</i> modification, hardware solutions, or both.
<b>Detailed implementation</b>	Detailed implementation sometimes including notes about the safety concept behind the introduction of the safety mechanism.
<b>Error reporting</b>	Describes how the fault detection is reported to <i>Application software</i> .
<b>Fault detection time</b>	Time that the safety mechanism needs to detect the hardware failure.
<b>Addressed fault model</b>	Reports fault model(s) addressed by the diagnostic (permanent, transient, or both), and other information: <ul style="list-style-type: none"> <li>• If ranked for <i>Fault avoidance</i>: method contributes to lower the probability of occurrence of a failure</li> <li>• If ranked for <i>Systematic</i>: method is conceived to mitigate systematic errors (bugs) in <i>Application software</i> design</li> </ul>
<b>Dependency on Device configuration</b>	Reports if safety mechanism implementation or characteristics change among different <i>Device</i> part numbers.
<b>Initialization</b>	Specific operation to be executed to activate the contribution of the safety mechanism
<b>Periodicity</b>	Continuous : safety mechanism is active in continuous mode.  Periodic: safety mechanism is executed periodically <sup>(1)</sup> .  On-demand: safety mechanism is activated in correspondence to a specified event (for instance, reception of a data message).  Startup: safety mechanism is supposed to be executed only at power-up or during off-line maintenance periods.
<b>Test for the diagnostic</b>	Reports specific procedure (if any and recommended) to allow on-line tests of safety mechanism efficiency. If no specific procedure applies (as for the majority of safety mechanisms), the field indicates <i>Not applicable</i> .
<b>Multiple-fault protection</b>	Reports the safety mechanism(s) associated in order to correctly manage a multiple-fault scenario (refer to <a href="#">Section 4.1.3 Notes on multiple-fault scenario</a> ).
<b>Recommendations and known limitations</b>	Additional recommendations or limitations (if any) not reported in other fields.

1. In *CM* systems, safety mechanism can be accounted for diagnostic coverage contribution only if it is executed at least once per *PST*. For *LD* and *HD* systems, constraints from IEC61508-2, 7.4.5.3 must be applied.

### 3.6.1 Arm<sup>®</sup> Cortex<sup>®</sup>-M4 CPU

**Table 3. CPU\_SM\_0**

SM CODE	CPU_SM_0
Description	Periodic core self-test software for Arm <sup>®</sup> Cortex <sup>®</sup> -M4 CPU.
Ownership	<i>End user</i> or ST

SM CODE	CPU_SM_0
Detailed implementation	The software test is built around well-known techniques already addressed by IEC 61508:7, A.3.2 (Self-test by software: walking bit one-channel). To reach the required values of coverage, the self-test software is specified by means of a detailed analysis of all the <i>CPU</i> failure modes and related failure modes distribution.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	None
Periodicity	Periodic
Test for the diagnostic	Self-diagnostic capabilities can be embedded in the software, according to the test implementation design strategy chosen. The adoption of checksum protection on results variables and defensive programming are recommended.
Multiple-fault protection	CPU_SM_5: External watchdog
Recommendations and known limitations	This method is the main asset in STM32F4 Series safety concept. Hardware integrity of the <i>CPU</i> is a key factor, given that the defined diagnostics for <i>MCU</i> peripherals are to major part software-based.

**Table 4. CPU\_SM\_1**

SM CODE	CPU_SM_1
Description	Control flow monitoring in <i>Application software</i>
Ownership	<i>End user</i>
Detailed implementation	<p>A significant part of the failure distribution of <i>CPU</i> core for permanent faults is related to failure modes directly related to program counter loss of control or hang-up. Due to their intrinsic nature, such failure modes are not addressed by a standard software test method like SM_CPU_0. Therefore, it is necessary to implement a run-time control of <i>Application software</i> flow in order to monitor and detect deviation from the expected behavior due to such faults. Linking this mechanism to watchdog firing assures that severe loss of control (or, in the worst case, a program counter hang-up) is detected.</p> <p>The guidelines for the implementation of the method are the following:</p> <ul style="list-style-type: none"> <li>• Different internal states of <i>Application software</i> are well documented and described (the use of a dynamic state transition graph is encouraged).</li> <li>• Monitoring of the correctness of each transition between different states of <i>Application software</i> is implemented.</li> <li>• Transition through all expected states during the normal <i>Application software</i> program loop is checked.</li> <li>• A function in charge of triggering the system watchdog is implemented in order to constrain the triggering (preventing the issue of <i>CPU</i> reset by watchdog) also to the correct execution of the above-described method for program flow monitoring. The use of window feature available on internal window watchdog (WWDG) is recommended.</li> <li>• The use of the independent watchdog (IWDG), or an external one, helps to implement a more robust control flow mechanism fed by a different clock source.</li> </ul> <p>In any case, safety metrics do not depend on the kind of watchdog in use (the adoption of independent or external watchdog contributes to the mitigation of dependent failures, see <a href="#">Section 4.2.2 Clock</a>).</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation. Higher value is fixed by watchdog timeout interval.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation

SM CODE	CPU_SM_1
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

**Table 5. CPU\_SM\_2**

SM CODE	CPU_SM_2
Description	Double computation in <i>Application software</i>
Ownership	<i>End user</i>
Detailed implementation	<p>A timing redundancy for safety-related computation is considered to detect transient faults affecting the Arm®Cortex®-M4 CPU subparts devoted to mathematical computations and data access.</p> <p>The guidelines for the implementation of the method are the following:</p> <ul style="list-style-type: none"> <li>• The requirement needs be applied only to safety-relevant computation, which in case of wrong result could interfere with the system safety functions. Such computation must be therefore carefully identified in the original <i>Application software</i> source code</li> <li>• Both mathematical operation and comparison are intended as computation.</li> <li>• The redundant computation for mathematical computation is implemented by using copies of the original data for second computation, and by using an equivalent formula if possible</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<i>End user</i> is responsible to carefully avoid that the intervention of optimization features of the used compiler removes timing redundancies introduced according to this condition of use.

**Table 6. CPU\_SM\_3**

SM CODE	CPU_SM_3
Description	Arm®Cortex®-M4 HardFault exceptions
Ownership	ST
Detailed implementation	HardFault exception raise is an intrinsic safety mechanism implemented in Arm®Cortex®-M4 core, mainly dedicated to intercept systematic faults due to software limitations or error in software design (causing for example execution of undefined operations, unaligned address access). This safety mechanism is also able to detect hardware random faults inside the <i>CPU</i> bringing to such described abnormal operations.
Error reporting	High-priority interrupt event
Fault detection time	Depends on implementation. Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None

SM CODE	CPU_SM_3
Initialization	None
Periodicity	Continuous
Test for the diagnostic	It is possible to write a test procedure to verify the generation of the HardFault exception; anyway, given the expected minor contribution in terms of hardware random-failure detection, such implementation is optional.
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Enabling related interrupt generation on the detection of errors is highly recommended.

**Table 7. CPU\_SM\_4**

SM CODE	CPU_SM_4
Description	Stack hardening for <i>Application software</i>
Ownership	<i>End user</i>
Detailed implementation	<p>The stack hardening method is required to address faults (mainly transient) affecting CPU register bank. This method is based on source code modification, introducing information redundancy in register-passed information to called functions.</p> <p>The guidelines for the implementation of the method are the following:</p> <ul style="list-style-type: none"> <li>To pass also a redundant copy of the passed parameters values (possibly inverted) and to execute a coherence check in the function.</li> <li>To pass also a redundant copy of the passed pointers and to execute a coherence check in the function.</li> <li>For parameters that are not protected by redundancy, to implement defensive programming techniques (plausibility check of passed values). For example enumerated fields are to be checked for consistency.</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	This method partially overlaps with defensive programming techniques required by IEC61508 for software development. Therefore in presence of <i>Application software</i> qualified for safety integrity greater or equal to SC2, optimizations are possible.

**Table 8. CPU\_SM\_5**

SM CODE	CPU_SM_5
Description	External watchdog
Ownership	<i>End user</i>

SM CODE	CPU_SM_5
Detailed implementation	<p>Using an external watchdog linked to control flow monitoring method (refer to CPU_SM_1) addresses failure mode of program counter or control structures of <i>CPU</i>.</p> <p>External watchdog can be designed to be able to generate the combination of signals needed on the final system to achieve the safe state. It is recommended to carefully check the assumed requirements about system safe state reported in <a href="#">Section 3.3.1 Safety requirement assumptions</a>.</p> <p>It also contributes to dramatically reduce potential common cause failures, because the external watchdog is clocked and supplied independently of <i>Device</i>.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation (watchdog timeout interval)
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	To be defined at system level (outside the scope of <i>Compliant item</i> analysis).
Multiple-fault protection	CPU_SM_1: Control flow monitoring in <i>Application software</i>
Recommendations and known limitations	<p>In case of usage of windowed watchdog, <i>End user</i> must consider possible tolerance in <i>Application software</i> execution to avoid false error reports (affecting system availability).</p> <p>It is worth noting that the use of an external watchdog could be needed anyway when <i>Device</i> is used to trigger final elements, in order to comply at system level with requirements from IEC61508-2:2010 Table A.1/Table A.14.</p>

**Table 9. CPU\_SM\_6**

SM CODE	CPU_SM_6
Description	Independent watchdog
Ownership	ST
Detailed implementation	Using the IDWG watchdog linked to control flow monitoring method (refer to CPU_SM_1) addresses failure mode of program counter or control structures of <i>CPU</i> .
Error reporting	Reset signal generation
Fault detection time	Depends on implementation (watchdog timeout interval)
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	IWDG activation. It is recommended to use <i>hardware watchdog</i> in option byte settings (IWDG is automatically enabled after reset).
Periodicity	Continuous
Test for the diagnostic	WDG_SM_1: Software test for watchdog at startup
Multiple-fault protection	CPU_SM_1: Control flow monitoring in <i>Application software</i> WDG_SM_0: Periodic read-back of configuration registers
Recommendations and known limitations	<p>The IWDG intervention is able to achieve a potentially “incomplete” local safe state because it can only guarantee that <i>CPU</i> is reset. No guarantee that <i>Application software</i> can be still executed to generate combinations of output signals that might be needed by the external system to achieve the final safe state. If this limitation turn out in a blocking point, <i>End user</i> must adopt CPU_SM_5.</p>

Table 10. CPU\_SM\_7

SM CODE	CPU_SM_7
Description	Memory protection unit ( <i>MPU</i> ).
Ownership	ST
Detailed implementation	The <i>CPU</i> memory protection unit is able to detect illegal access to protected memory areas, according to criteria set by <i>End user</i> .
Error reporting	Exception raise (MemManage).
Fault detection time	Refer to functional documentation
Addressed fault model	Systematic (software errors) Permanent/transient (only program counter and memory access failures)
Dependency on <i>Device</i> configuration	None
Initialization	<i>MPU</i> registers must be programmed at start-up.
Periodicity	On line
Test for the diagnostic	MPU_SM_1: <i>MPU</i> software test
Multiple-fault protection	MPU_SM_0: Periodic read-back of <i>MPU</i> configuration registers
Recommendations and known limitations	<p>The use of memory partitioning and protection by <i>MPU</i> functions is highly recommended when multiple safety functions are implemented in <i>Application software</i>. The <i>MPU</i> can be indeed used to</p> <ul style="list-style-type: none"> <li>enforce privilege rules</li> <li>separate processes</li> <li>enforce access rules</li> </ul> <p>Hardware random-failure detection capability for <i>MPU</i> is restricted to well-selected failure modes, mainly affecting program counter and memory access <i>CPU</i> functions. The associated diagnostic coverage is therefore not expected to be relevant for the safety concept of <i>Device</i>.</p>

Table 11. MPU\_SM\_0

SM CODE	MPU_SM_0
Description	Periodic read-back of <i>MPU</i> configuration registers
Ownership	<i>End user</i>
Detailed implementation	<p>This method must be applied to <i>MPU</i> configuration registers (also unused by <i>End userApplication software</i>).</p> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

Table 12. MPU\_SM\_1

SM CODE	MPU_SM_1
Description	MPU software test
Ownership	<i>End user</i>
Detailed implementation	<p>This method tests <i>MPU</i> capability to detect and report memory accesses violating the policy enforcement implemented by the <i>MPU</i> itself.</p> <p>The implementation is based on intentionally performing read and write accesses outside the memory areas allowed by the <i>MPU</i> region programming, and collecting and verifying related generated error exceptions.</p> <p>Test can be executed with the final <i>MPU</i> region programming or with a dedicated one.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Startup execution of this safety mechanism is recommended for multiple fault mitigations - refer to Section 4.1.3 Notes on multiple-fault scenario.

### 3.6.2 System bus architecture

Table 13. BUS\_SM\_0

SM CODE	BUS_SM_0
Description	Periodic software test for interconnections
Ownership	<i>End user</i>
Detailed implementation	<p>The intra-chip connection resources (Bus Matrix, AHB or APB bridges) needs to be periodically tested for permanent faults detection. Note that STM32F4 Series devices have no hardware safety mechanism to protect these structures. The test executes a connectivity test of these shared resources, including the testing of the arbitration mechanisms between peripherals.</p> <p>According to IEC 61508:2 Table A.8, A.7.4 the method is considered able to achieve high levels of coverage.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Periodic
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Implementation can be considered in large part as overlapping with the widely used <i>Periodic read-back of configuration registers</i> required for several peripherals.



**Table 14. BUS\_SM\_1**

SM CODE	BUS_SM_1
Description	Information redundancy in intra-chip data exchanges
Ownership	<i>End user</i>
Detailed implementation	This method requires to add some kind of redundancy (for example a CRC checksum at packet level) to each data message exchanged inside <i>Device</i> . Message integrity is verified using the checksum by <i>Application software</i> , before consuming data.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Implementation can be in large part overlapping with other safety mechanisms requiring information redundancy on data messages for communication peripherals. Optimizations are therefore possible.

### 3.6.3 Embedded SRAM

**Table 15. RAM\_SM\_0**

SM CODE	RAM_SM_0
Description	Periodic software test for static random access memory (SRAM)
Ownership	<i>End user</i> or ST
Detailed implementation	To enhance the coverage on SRAM data cells and to ensure adequate coverage for permanent faults affecting the address decoder it is required to execute a periodic software test on the system RAM memory. The selection of the algorithm must ensure the target SFF coverage for both the RAM cells and the address decoder. Evidences of the effectiveness of the coverage of the selected method must be also collected
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	RAM size can change according to the part number.
Initialization	Depends on implementation
Periodicity	Periodic
Test for the diagnostic	Self-diagnostic capabilities can be embedded in the software, according to the test implementation design strategy chosen.
Multiple-fault protection	CPU_SM_0: Periodic core self-test software

SM CODE	RAM_SM_0
Recommendations and known limitations	<p>Usage of a March test C- is recommended.</p> <p>Because the nature of this test can be destructive, RAM contents restore must be implemented. Possible interferences with interrupt-serving routines fired during test execution must be also considered (such routines can access to RAM invalid contents).</p> <p>Startup execution of this safety mechanism is recommended for multiple fault mitigations - refer to <a href="#">Section 4.1.3 Notes on multiple-fault scenario</a>.</p> <p>Unused RAM section can be excluded by the testing, under <i>End user</i> responsibility on actual RAM usage by final <i>Application software</i>.</p>

**Table 16. RAM\_SM\_2**

SM CODE	RAM_SM_2
Description	Stack hardening for <i>Application software</i>
Ownership	<i>End user</i>
Detailed implementation	<p>The stack hardening method is used to enhance <i>Application software</i> robustness to SRAM faults that affect the address decoder. The method is based on source code modification, introducing information redundancy in the stack-passed information to the called functions. Method contribution is relevant in case the combination between the final <i>Application software</i> structure and the compiler settings requires a significant use of the stack for passing function parameters.</p> <p>Implementation is the same as method CPU_SM_4.</p>
Error reporting	Refer to CPU_SM_4
Fault detection time	Refer to CPU_SM_4
Addressed fault model	Refer to CPU_SM_4
Dependency on <i>Device</i> configuration	Refer to CPU_SM_4
Initialization	Refer to CPU_SM_4
Periodicity	Refer to CPU_SM_4
Test for the diagnostic	Refer to CPU_SM_4
Multiple-fault protection	Refer to CPU_SM_4
Recommendations and known limitations	Refer to CPU_SM_4

**Table 17. RAM\_SM\_3**

SM CODE	RAM_SM_3
Description	Information redundancy for safety-related variables in <i>Application software</i>
Ownership	<i>End user</i>

SM CODE	RAM_SM_3
Detailed implementation	<p>To address transient faults affecting SRAM controller, it is required to implement information redundancy on the safety-related system variables stored in the RAM.</p> <p>The guidelines for the implementation of this method are the following:</p> <ul style="list-style-type: none"> <li>• The system variables that are safety-related (in the sense that a wrong value due to a failure in reading on the RAM affects the safety functions) are well-identified and documented.</li> <li>• The arithmetic computation or decision based on such variables are executed twice and the two final results are compared.</li> <li>• Safety-related variables are stored and updated in two redundant locations, and comparison is checked before consuming data.</li> <li>• Enumerated fields must use non-trivial values, checked for coherence with the same frequency as for periodically executed diagnostics (see <sup>(1)</sup> in <a href="#">Section 3.6 Hardware and software diagnostics</a>).</li> <li>• Data vectors stored in SRAM must be protected by a encoding checksum (such as CRC).</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Implementation of this safety method shows a partial overlap with an already foreseen method for Arm®Cortex®-M4 (CPU_SM_1); optimizations in implementing both methods are therefore possible.

**Table 18. RAM\_SM\_4**

SM CODE	RAM_SM_4
Description	Control flow monitoring in <i>Application software</i>
Ownership	<i>End user</i>
Detailed implementation	<p>In case <i>End user Application software</i> is executed from SRAM, permanent and transient faults affecting the memory (cells and address decoder) can interfere with the program execution.</p> <p>The implementation of this method is required to address such failures.</p> <p>For more details on the implementation, refer to CPU_SM_1 description.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation. Higher value is fixed by watchdog timeout interval.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>Needed only in case of <i>Application software</i> execution from SRAM.</p> <p>CPU_SM_1 correct implementation supersedes this requirement.</p>

**Table 19. RAM\_SM\_5**

SM CODE	RAM_SM_5
Description	Periodic integrity test for <i>Application software</i> in RAM
Ownership	<i>End user</i>
Detailed implementation	In case <i>Application software</i> or diagnostic libraries are executed in RAM, it is needed to protect the integrity of the code itself against soft-error corruptions and related code mutations. This method must check the integrity of the stored code by checksum computation techniques, on a periodic basis. For implementation details, refer to similar method FLASH_SM_0.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Periodic
Test for the diagnostic	Self-diagnostic capabilities can be embedded in the software, according to the test implementation design strategy chosen.
Multiple-fault protection	CPU_SM_0: Periodic core self-test software CPU_SM_1: Control flow monitoring in <i>Application software</i>
Recommendations and known limitations	This method must only be implemented if <i>Application software</i> or diagnostic libraries are executed from RAM.

**Table 20. RAM\_SM\_6**

SM CODE	RAM_SM_6
Description	Read protection (RDP) and write protection (WRP)
Ownership	ST
Detailed implementation	SRAM2 can be protected against illegal reads or erase/write by using these protection features. The combination of these techniques and the related different protection level allows <i>End user</i> to build an effective access protection policy.
Error reporting	Refer to functional documentation - in some cases a HardFault error is generated.
Fault detection time	Refer to functional documentation
Addressed fault model	Systematic
Dependency on <i>Device</i> configuration	SRAM2 size may vary depending on part number.
Initialization	Not required
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	Not required
Recommendations and known limitations	Hardware random-failure detection capability for SRAM2 access policy is restricted to well-selected marginal failure modes, mainly affecting program counter and SRAM2 interface functions. The associated diagnostic coverage is therefore expected to be irrelevant in the framework of STM32F4 Series safety concept.

### 3.6.4 Embedded Flash memory

**Table 21. FLASH\_SM\_0**

SM CODE	FLASH_SM_0
Description	Periodic software test for Flash memory
Ownership	<i>End user</i> or ST
Detailed implementation	<p>Permanent faults affecting the system Flash memory interface address decoder are addressed through a dedicated software test that checks the memory cells contents versus the expected value, using signature-based techniques. According to IEC 61508:2 Table A.5, the effective diagnostic coverage of such techniques depends on the width of the signature in relation to the block length of the information to be protected - therefore the signature computation method is to be carefully selected. Note that the simple signature method (IEC 61508:7 - A.4.2 Modified checksum) is inadequate as it only achieves a low value of coverage.</p> <p>The information block does not need to be addressed with this test as it is not used during normal operation (no data nor program fetch).</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	Flash memory size changes according to the part number.
Initialization	Memory signatures must be stored in Flash memory as well.
Periodicity	Periodic
Test for the diagnostic	Self-diagnostic capabilities can be embedded in the software, according to the test implementation design strategy chosen.
Multiple-fault protection	CPU_SM_0: Periodic core self-test software CPU_SM_1: Control flow monitoring in <i>Application software</i>
Recommendations and known limitations	<p>This test is expected to have a relevant time duration – test integration must therefore consider the impact on <i>Application software</i> execution.</p> <p>The use of internal <a href="#">cyclic redundancy check (CRC)</a> module is recommended. In principle <a href="#">direct memory access (DMA)</a> feature for data transfer can be used.</p> <p>Unused Flash memory sections can be excluded from testing.</p>

**Table 22. FLASH\_SM\_1**

SM CODE	FLASH_SM_1
Description	Control flow monitoring in <i>Application software</i>
Ownership	<i>End user</i>
Detailed implementation	<p>Permanent and transient faults affecting the system Flash memory, memory cells and address decoder, can interfere with the access operation by the <i>CPU</i>, leading to wrong data or instruction fetches.</p> <p>Such failures can be detected by control flow monitoring techniques implemented in <i>Application software</i> loaded from Flash memory.</p> <p>For more details on the implementation, refer to description CPU_SM_1.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation. Higher value is fixed by watchdog timeout interval.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation

SM CODE	FLASH_SM_1
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	CPU_SM_1 correct implementation supersedes this requirement.

**Table 23. FLASH\_SM\_2**

SM CODE	FLASH_SM_2
Description	Arm®Cortex®-M4 HardFault exceptions
Ownership	ST
Detailed implementation	Hardware random faults (both permanent and transient) affecting system Flash memory (memory cells, address decoder) can lead to wrong instruction codes fetches, and eventually to the intervention of the Arm®Cortex®-M4 HardFault exceptions. Refer to CPU_SM_3 for detailed description.
Error reporting	Refer to CPU_SM_3
Fault detection time	Refer to CPU_SM_3
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Refer to CPU_SM_3
Periodicity	Continuous
Test for the diagnostic	Refer to CPU_SM_3
Multiple-fault protection	Refer to CPU_SM_3
Recommendations and known limitations	Refer to CPU_SM_3

**Table 24. FLASH\_SM\_3**

SM CODE	FLASH_SM_3
Description	Option byte write protection
Ownership	ST
Detailed implementation	This safety mechanism prevents unintended writes of the option byte. The use of this method is encouraged to enhance the end application robustness with respect to systematic faults.
Error reporting	Write protection exception
Fault detection time	Not applicable
Addressed fault model	None (systematic only)
Dependency on <i>Device</i> configuration	None
Initialization	Not required (enabled by default)
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	This method addresses systematic faults in software applications. It is inefficient for hardware random faults affecting the option byte value in run time. No <i>DC</i> value is therefore associated.

**Table 25. FLASH\_SM\_4**

SM CODE	FLASH_SM_4
Description	Static data encapsulation
Ownership	<i>End user</i>
Detailed implementation	If static data are stored in Flash memory, encapsulation by a checksum field with encoding capability (such as <i>CRC</i> ) must be implemented. Checksum validity is checked by <i>Application software</i> before static data consuming.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

**Table 26. FLASH\_SM\_5**

SM CODE	FLASH_SM_5
Description	Option byte redundancy with load verification
Ownership	ST
Detailed implementation	During option byte loading after each power-on reset, the bit-wise complementarity of the option byte and its corresponding complemented option byte is verified. Mismatches are reported as an error.
Error reporting	Option byte error (OPTVERR) generation
Fault detection time	Not applicable
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	None (always enabled)
Periodicity	Startup
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

**Table 27. FLASH\_SM\_6**

SM CODE	FLASH_SM_6
Description	Flash memory unused area filling code
Ownership	<i>End user</i>
Detailed implementation	Used Flash memory area must be filled with deterministic data. This way in case that the program counter jumps outside the application program area due to a transient fault affecting <i>CPU</i> , the system evolves in a deterministic way.
Error reporting	Not applicable

SM CODE	FLASH_SM_6
Fault detection time	Not applicable
Addressed fault model	None (fault avoidance)
Dependency on <i>Device</i> configuration	None
Initialization	Not applicable
Periodicity	Not applicable
Test for the diagnostic	Not applicable
Multiple-fault protection	Not applicable
Recommendations and known limitations	Filling code can be made of NOP instructions, or an illegal code that leads to a HardFault exception raise.

Table 28. FLASH\_SM\_8

SM CODE	FLASH_SM_8
Description	Read protection (RDP), write protection (WRP), and proprietary code readout protection (PCROP)
Ownership	ST
Detailed implementation	Flash memory can be protected against illegal read or erase/write accesses by using these protection features. The combination of these techniques and the related different protection levels allows <i>End user</i> to build an effective access protection policy.
Error reporting	Refer to functional documentation. In some cases, a HardFault error is generated.
Fault detection time	Refer to functional documentation.
Addressed fault model	Systematic
Dependency on <i>Device</i> configuration	None
Initialization	Not required
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	Not required
Recommendations and known limitations	Hardware random-failure detection capability for Flash memory access policy is restricted to well-selected marginal failure modes, mainly affecting program counter and Flash memory interface functions. The associated diagnostic coverage is therefore expected to be irrelevant in the framework of STM32F4 Series safety concept.

### 3.6.5 Power controller (PWR)

Table 29. VSUP\_SM\_0

SM CODE	VSUP_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0



SM CODE	VSUP_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

Table 30. VSUP\_SM\_1

SM CODE	VSUP_SM_1
Description	Supply voltage internal monitoring (PVD)
Ownership	ST
Detailed implementation	The device features an embedded programmable voltage detector (PVD) that monitors the $V_{DD}$ power supply and compares it to the $V_{PVD}$ threshold. An interrupt can be generated when $V_{DD}$ drops below the $V_{PVD}$ threshold or when $V_{DD}$ is higher than the $V_{PVD}$ threshold.
Error reporting	Interrupt event generation
Fault detection time	Depends on threshold programming. Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Protection enable by the PVDE bit and the threshold setting in the Power control register (PWR_CR)
Periodicity	Continuous
Test for the diagnostic	Direct test procedure for PVD efficiency is not available. PVD run-time hardware failures leading to disabling such protection fall into multiple-fault scenario, from IEC61508 perspective. Related failures are adequately mitigated by the combination of safety mechanisms reported in this table, field <i>Multiple-fault protection</i> .
Multiple-fault protection	DIAG_SM_0: Periodic read-back of hardware diagnostics configuration registers
Recommendations and known limitations	Internal monitoring PVD has limited capability to address failures affecting STM32F4 Series internal voltage regulator. Refer to [1] for details. Internal monitoring PVD has limited capability to address failures affecting the internal voltage regulator. Refer to <i>Device FMEA</i> for details.

Table 31. VSUP\_SM\_2

SM CODE	VSUP_SM_2
Description	Independent watchdog
Ownership	ST
Detailed implementation	Failures in the power supplies for digital logic (core or peripherals) may lead to alteration of <i>Application software</i> timing, which can be detected by IWDG as safety mechanism introduced to monitor <i>Application software</i> control flow. Refer to CPU_SM_1 and CPU_SM_6 for further information.
Error reporting	Reset signal generation
Fault detection time	Depends on implementation (watchdog timeout interval)
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None

SM CODE	VSUP_SM_2
Initialization	IWDG activation. It is recommended to use <i>Hardware watchdog</i> in Option byte settings (IWDG is automatically enabled after reset).
Periodicity	Continuous
Test for the diagnostic	Refer to CPU_SM_6.
Multiple-fault protection	CPU_SM_1: Control flow monitoring in <i>Application software</i>
Recommendations and known limitations	In specific part numbers, IWDG can be fed by a power supply independent from the one used for CPU core and main peripherals. Such diversity helps to increase the protection guaranteed by IWDG from main power supply anomalies.  The adoption of an external watchdog (refer to CPU_SM_5) adds further diversity.

**Table 32. VSUP\_SM\_3**

SM CODE	VSUP_SM_3
Description	Internal temperature sensor check
Ownership	<i>End user</i>
Detailed implementation	The internal temperature sensor must be periodically tested in order to detect abnormal increase of the die temperature – hardware faults in supply voltage system may cause excessive power consumption and consequent temperature rise.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	None
Periodicity	Periodic
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	This method also mitigates the probability of common-cause failure due to excessive temperature, affecting <i>Device</i> .  Refer to the <i>Device</i> datasheet to set the threshold temperature.

Table 33. VSUP\_SM\_5

SM CODE	VSUP_SM_5
Description	System-level power supply management
Ownership	<i>End user</i>
Detailed implementation	<p>This method is implemented at system level in order to guarantee the stability of power supply value over time. It can include a combination of different overlapped solutions, some listed here below (but not limited to):</p> <ul style="list-style-type: none"> <li>• additional voltage monitoring by external components</li> <li>• passive electronics devices able to mitigate overvoltage</li> <li>• specific design of power regulator in order to avoid power supply disturbance in presence of a single failure</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Fault avoidance
Addressed fault model	None
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	Not applicable
Recommendations and known limitations	Usually, this method is already required/implemented to guarantee the stability of each component of the final electronic board.

### 3.6.6 Reset and clock controller (RCC)

Table 34. CLK\_SM\_0

SM CODE	CLK_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	<p>This method must be applied to configuration registers for clock and reset system (refer to RCC register map).</p> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 35. CLK\_SM\_1**

SM CODE	CLK_SM_1
Description	Clock security system (CSS)
Ownership	ST
Detailed implementation	<p>The clock security system (CSS) detects the loss of high-speed external (HSE) oscillator clock activity and executes the corresponding recovery action, such as:</p> <ul style="list-style-type: none"> <li>• switch-off HSE</li> <li>• commutation on the HIS</li> <li>• generation of related NMI</li> </ul>
Error reporting	NMI
Fault detection time	Depends on implementation (clock frequency value)
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	CSS protection must be enabled through Clock interrupt register (RCC_CIR) after boot.
Periodicity	Continuous
Test for the diagnostic	CLK_SM_0: Periodic read-back of configuration registers
Multiple-fault protection	CPU_SM_5: External watchdog
Recommendations and known limitations	It is recommended to carefully read reference manual instruction on NMI generation, in order to correctly managing the faulty situation by <i>Application software</i> .

**Table 36. CLK\_SM\_2**

SM CODE	CLK_SM_2
Description	Independent watchdog
Ownership	ST
Detailed implementation	The independent watchdog IWDG is able to detect failures in internal main <i>MCU</i> clock (lower frequency).
Error reporting	Reset signal generation
Fault detection time	Depends on implementation (watchdog timeout interval)
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	IWDG activation. It is recommended to use the <i>hardware watchdog</i> in Option byte settings (IWDG is automatically enabled after reset).
Periodicity	Continuous
Test for the diagnostic	Refer to CPU_SM_6.
Multiple-fault protection	CPU_SM_1: Control flow monitoring in <i>Application software</i>
Recommendations and known limitations	The adoption of an external watchdog (refer to CPU_SM_5) adds further diversity.

**Table 37. CLK\_SM\_3**

SM CODE	CLK_SM_3
Description	Internal clock cross-measurement
Ownership	<i>End user</i>

SM CODE	CLK_SM_3
Detailed implementation	This method is implemented using TIM5/TIM11 capabilities to be fed by the 32 KHz RTC clock or an external clock source (if available). TIM5/TIM11 counter progresses are compared with another counter (fed by internal clock). Abnormal values of oscillator frequency can therefore be detected.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Periodic
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_1: Control flow monitoring in <i>Application software</i> CPU_SM_5: External watchdog
Recommendations and known limitations	Efficiency versus transient faults is negligible. It provides only medium efficiency in permanent clock-related failure mode coverage.

### 3.6.7 General-purpose input/output (GPIO)

**Table 38. GPIO\_SM\_0**

SM CODE	GPIO_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to GPIO configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	GPIO availability can differ according to part number
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 39. GPIO\_SM\_1**

SM CODE	GPIO_SM_1
Description	1002 for input GPIO lines
Ownership	<i>End user</i>
Detailed implementation	This method addresses GPIO lines used as inputs. Implementation is done by connecting the external safety-related signal to two independent GPIO lines. Comparison between the two GPIO values is executed by <i>Application software</i> each time the signal is used to affect <i>Application software</i> behavior.
Error reporting	Depends on implementation

SM CODE	GPIO_SM_1
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Permanent/transient
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>To reduce the potential impact of common cause failure, it is recommended to use GPIO lines:</p> <ul style="list-style-type: none"> <li>• belonging to different I/O ports (for instance port A and B)</li> <li>• with different bit port number (for instance PA1 and PB5)</li> <li>• mapped to non-adjacent pins on the device package</li> </ul>

**Table 40. GPIO\_SM\_2**

SM CODE	GPIO_SM_2
Description	Loopback scheme for output GPIO lines
Ownership	<i>End user</i>
Detailed implementation	This method addresses GPIO lines used as outputs. Implementation is done by a loopback scheme, connecting the output to a different GPIO line programmed as input and by using the input line to check the expected value on output port. Comparison is executed by <i>Application software</i> periodically and each time output is updated.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>To reduce the potential impact of common cause failure, it is recommended to use GPIO lines:</p> <ul style="list-style-type: none"> <li>• belonging to different I/O ports (for instance port A and B)</li> <li>• with different bit port number (for instance PA1 and PB5)</li> <li>• mapped to non-adjacent pins on the device package</li> </ul> <p>Efficiency versus transient failures is linked to final application characteristics. We define as <math>T_m</math> the minimum duration of GPIO output wrong signal permanence required to violate the related safety function(s). Efficiency is maximized when execution test frequency is higher than <math>1/T_m</math>.</p>

**Table 41. GPIO\_SM\_3**

SM CODE	GPIO_SM_3
Description	GPIO port configuration lock register
Ownership	ST

SM CODE	GPIO_SM_3
Detailed implementation	This safety mechanism prevents configuration changes for GPIO registers; it addresses therefore systematic faults in software application. The use of this method is encouraged to enhance the end-application robustness for systematic faults.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	None (Systematic only)
Dependency on <i>Device</i> configuration	None
Initialization	<i>Application software</i> must apply a correct write sequence to LCKK bit (bit 16 of the GPIOx_LCKR register) after writing the final GPIO configuration.
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	Not required
Recommendations and known limitations	This method does not address transient faults (soft errors) that can possibly cause bit-flips on GPIO registers at running time.

### 3.6.8 Debug system or peripheral control

**Table 42. DBG\_SM\_0**

SM CODE	DBG_SM_0
Description	Watchdog protection
Ownership	ST
Detailed implementation	The debug unintentional activation due to hardware random fault results in the massive disturbance of <i>CPU</i> operations, leading to an intervention of the independent watchdog or, alternatively, the other system watchdog WWDG or the external one (CPU_SM_5).
Error reporting	Reset signal generation
Fault detection time	Depends on implementation (watchdog timeout interval).
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Refer to CPU_SM_6.
Multiple-fault protection	CPU_SM_1: Control flow monitoring in <i>Application software</i>
Recommendations and known limitations	None

**Table 43. LOCK\_SM\_0**

SM CODE	LOCK_SM_0
Description	Lock mechanism for configuration options
Ownership	ST
Detailed implementation	The STM32F4 Series devices feature spread protection to prevent unintended configuration changes for some peripherals and system registers (for example PVD_LOCK, timers); the spread protection detects systematic faults in software application. The use of this method is encouraged to enhance the end application robustness to systematic faults.
Error reporting	Not generated (when locked, register overwrites are simply ignored).

SM CODE	LOCK_SM_0
Fault detection time	Not applicable
Addressed fault model	None (systematic only)
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	Not required
Recommendations and known limitations	No <i>DC</i> associated because this test addresses systematic faults.

### 3.6.9 System configuration controller (SYSCFG)

**Table 44. SYSCFG\_SM\_0**

SM CODE	SYSCFG_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to system configuration controller configuration registers. This method is strongly recommended to protect registers related to hardware diagnostics activation and error reporting chain related features. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	This method is mainly overlapped by several other configuration register read-backs required for other <i>MCU</i> peripherals. It is reported here for the sake of completeness.

**Table 45. DIAG\_SM\_0**

SM CODE	DIAG_SM_0
Description	Periodic read-back of hardware diagnostics configuration registers
Ownership	<i>End user</i>
Detailed implementation	In STM32F4 Series, several hardware-based safety mechanisms are available (those with the <i>Ownership</i> field set to ST). This method must be applied to any configuration register related to diagnostic measure operations, including error reporting. <i>End user</i> must therefore individuate configuration registers related to: <ul style="list-style-type: none"> <li>• hardware diagnostic enable</li> <li>• interrupt/NMI enable (if used for diagnostic error management)</li> </ul>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0



SM CODE	DIAG_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

### 3.6.10 Direct memory access controller (DMA)

Table 46. DMA\_SM\_0

SM CODE	DMA_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to <i>DMA</i> configuration register and channel address register. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

Table 47. DMA\_SM\_1

SM CODE	DMA_SM_1
Description	Information redundancy on data packet transferred via <i>DMA</i>
Ownership	<i>End user</i>
Detailed implementation	This method is implemented by adding, to data packets transferred by <i>DMA</i> , a redundancy check (such as <i>CRC</i> check or similar one) with encoding capability. Full data packet redundancy would be an overkill. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet. Consistency of data packet must be checked by <i>Application software</i> before consuming data.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand

SM CODE	DMA_SM_1
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	To give an example about checksum encoding capability, using just a bit-by-bit addition is inappropriate.

**Table 48. DMA\_SM\_2**

SM CODE	DMA_SM_2
Description	Information redundancy by including sender or receiver identifier on data packet transferred via <i>DMA</i>
Ownership	<i>End user</i>
Detailed implementation	<p>This method helps to identify inside the MCU the source and the originator of the message exchanged by <i>DMA</i>.</p> <p>Implementation is realized by adding an additional field to protected message, with a coding convention for message type identification fixed at <i>Device</i> level. Guidelines for the identification fields are:</p> <ul style="list-style-type: none"> <li>• Identification field value must be different for each possible couple of sender or receiver on <i>DMA</i> transactions.</li> <li>• Values chosen must be enumerated and non-trivial.</li> <li>• Coherence between the identification field value and the message type is checked by <i>Application software</i> before consuming data.</li> </ul> <p>This method, when implemented in combination with <i>DMA_SM_4</i>, makes available a kind of <i>virtual channel</i> between source and destinations entities.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

**Table 49. DMA\_SM\_3**

SM CODE	DMA_SM_3
Description	Periodic software test for <i>DMA</i>
Ownership	<i>End user</i>
Detailed implementation	<p>This method requires the periodical testing of the <i>DMA</i> basic functionality, implemented through a deterministic transfer of a data packet from one source to another (for example from memory to memory) and the checking of the correct transfer of the message on the target. Data packets are composed by non-trivial patterns (avoid the use of 0x0000, 0xFFFF values) and organized in order to allow the detection during the check of the following failures:</p> <ul style="list-style-type: none"> <li>• incomplete packed transfer</li> <li>• errors in single transferred word</li> <li>• wrong order in packed transmitted data</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation

SM CODE	DMA_SM_3
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Periodic
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

Table 50. DMA\_SM\_4

SM CODE	DMA_SM_4
Description	<i>DMA</i> transaction awareness
Ownership	<i>End user</i>
Detailed implementation	<p><i>DMA</i> transactions are non-deterministic by nature, because typically driven by external events like communication messages reception. Anyway, well-designed safety systems should keep much control as possible of events – refer for instance to IEC61508:3 Table 2 item 13 requirements for software architecture.</p> <p>This method is based on system knowledge of frequency and type of expected <i>DMA</i> transaction. For instance, an externally connected sensor supposed to send periodically some messages to a STM32 peripheral. Monitoring <i>DMA</i> transaction by a dedicated state machine allows to detect missing or unexpected <i>DMA</i> activities.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Because <i>DMA</i> transaction termination is often linked to an interrupt generation, implementation of this method can be merged with the safety mechanism NVIC_SM_1: Expected and unexpected interrupt check.

### 3.6.11 Extended interrupt and events controller (EXTI)

Table 51. NVIC\_SM\_0

SM CODE	NVIC_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>

SM CODE	NVIC_SM_0
Detailed implementation	<p>This test is implemented by executing a periodic check of the configuration registers for a system peripheral against its expected value. Expected values are previously stored in RAM and adequately updated after each configuration change. The method mainly addresses transient faults affecting the configuration registers, by detecting bit flips in the registers contents. It addresses also permanent faults on registers because it is executed at least once per <i>PST</i> (or another timing constraint; refer to <sup>(1)</sup> in Section 3.6 Hardware and software diagnostics) after an update of the peripheral.</p> <p>Method must be implemented to any configuration register whose contents are able to interfere with NVIC or EXTI behavior in case of incorrect settings. Check includes NVIC vector table.</p> <p>According to the state-of-the-art automotive safety standard ISO26262, this method can achieve high levels of <i>diagnostic coverage (DC)</i> (refer to ISO26262-5:2018, Table D.4).</p> <p>An alternative valid implementation requiring less space in SRAM can be realized on the basis of signature concept:</p> <ul style="list-style-type: none"> <li>• Peripheral registers to be checked are read in a row, computing a <i>CRC</i> checksum (use of hardware <i>CRC</i> is encouraged).</li> <li>• Obtained signature is compared with the golden value (computed in the same way after each register update, and stored in SRAM).</li> <li>• Coherence between signatures is checked by <i>Application software</i> – signature mismatch is considered as failure detection.</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Values of configuration registers must be read after the boot before executing the first check.
Periodicity	Periodic
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>This method addresses only failures affecting configuration registers, and not peripheral core logic or external interface.</p> <p>Attention must be paid to registers containing mixed combination of configuration and status bits. Mask must be used before saving register contents affecting signature, and related checks done, to avoid false positive detections.</p>

Table 52. NVIC\_SM\_1

SM CODE	NVIC_SM_1
Description	Expected and unexpected interrupt check
Ownership	<i>End user</i>
Detailed implementation	<p>According to IEC 61508:2 Table A.1 recommendations, a diagnostic measure for continuous, absence or cross-over of interrupt must be implemented. The method of expected and unexpected interrupt check is implemented at <i>Application software</i> level.</p> <p>The guidelines for the implementation of the method are the following:</p> <ul style="list-style-type: none"> <li>• The interrupts implemented on the <i>MCU</i> are well documented, also reporting, when possible, the expected frequency of each request (for example, the interrupts related to ADC conversion completion that come on a regular basis).</li> <li>• Individual counters are maintained for each interrupt request served, in order to detect in a given time frame the cases of a) no interrupt at all b) too many interrupt requests ("babbling idiot" interrupt source). The control of the time frame duration must be regulated according to the individual interrupt expected frequency.</li> <li>• Interrupt vectors related to unused interrupt source point to a default handler that reports, in case of triggering, a faulty condition (unexpected interrupt).</li> <li>• In case an interrupt service routine is shared between different sources, a plausibility check on the caller identity is implemented.</li> <li>• Interrupt requests related to non-safety-related peripherals are handled with the same method here described, despite their originator safety classification.</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	In order to decrease the complexity of method implementation, it is suggested to use polling technique (when possible) instead of interrupt for end system implementation.

### 3.6.12 Cyclic redundancy-check calculation unit (CRC)

Table 53. CRC\_SM\_0

SM CODE	CRC_SM_0
Description	CRC self-coverage
Ownership	ST
Detailed implementation	The <i>CRC</i> algorithm implemented in this module (CRC-32 Ethernet polynomial: 0x4C11DB7) offers excellent features in terms of error detection in the message. Therefore permanent and transient faults affecting <i>CRC</i> computations are easily detected by any operations using the module to recompute an expected signature.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous

SM CODE	CRC_SM_0
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

### 3.6.13 Flexible static memory controller (FSMC)

**Table 54. FSMC\_SM\_0**

SM CODE	FSMC_SM_0
Description	Control flow monitoring in <i>Application software</i>
Ownership	<i>End user</i>
Detailed implementation	<p>If FSMC is used to connect an external memory containing software code to be executed by the CPU, permanent and transient faults affecting the FSMC memory controller are able to interfere with the access operation by the CPU, leading to wrong data or instruction fetches. A strong control flow mechanism linked to a system watchdog is able to detect such failures, in case they interfere with the expected flow of <i>Application software</i>.</p> <p>The implementation of this method is identical to the one reported for CPU_SM_1, refer there for details.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation. Higher value is fixed by watchdog timeout interval.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	FSMC interface is available only on selected part numbers.
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	This mechanism must only be used if FSMC external memory is used to store executable programs.

**Table 55. FSMC\_SM\_1**

SM CODE	FSMC_SM_1
Description	Information redundancy on external memory connected to FSMC
Ownership	<i>End user</i>
Detailed implementation	<p>If FSMC interface is used to connect an external memory where safety-relevant data are stored, information redundancy techniques for stored data are able to address faults affecting the FSMC interface. The possible techniques are:</p> <ul style="list-style-type: none"> <li>• using redundant copies of safety-relevant data and performing coherence check before consuming</li> <li>• organizing data in arrays and computing the checksum field to check before use</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	FSMC interface is available only on selected part numbers.
Initialization	Depends on implementation
Periodicity	On demand

SM CODE	FSMC_SM_1
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>This mechanism must be used just if FSMC external memory is used to store safety-related data.</p> <p>This safety mechanism can overlap with information redundancy techniques implemented at system level to address failure of physical device connected to FSMC port.</p>

**Table 56. FSMC\_SM\_2**

SM CODE	FSMC_SM_2
Description	Periodic read-back of FSMC configuration registers
Ownership	<i>End user</i>
Detailed implementation	<p>This method must be applied to FSMC configuration registers.</p> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	FSMC interface is available only on selected part numbers.
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 57. FSMC\_SM\_3**

SM CODE	FSMC_SM_3
Description	ECC engine on NAND interface in FSMC module
Ownership	ST
Detailed implementation	<p>The FMC NAND Card controller includes two error correction code computation hardware blocks, one per memory bank. They reduce the host CPU workload when processing the ECC by software.</p> <p>ECC mechanism protects data integrity on the external memory connected to NAND port.</p>
Error reporting	Refer to functional documentation
Fault detection time	ECC bits are checked during memory reading.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	FSMC interface is available only on selected part numbers.
Initialization	None
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	FSMC_SM_2: Periodic read-back of FSMC configuration registers

SM CODE	FSMC_SM_3
Recommendations and known limitations	This method has negligible efficiency in detecting hardware random failures affecting the FSMC interface. It can be part of <i>End user</i> safety concept because addressing memories outside STM32F4 Series MCU.

### 3.6.14 Quad-SPI interface (QUADSPI)

**Table 58. QSPI\_SM\_0**

SM CODE	QSPI_SM_0
Description	Periodic read-back of QUADSPI configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to QUADSPI configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 59. QSPI\_SM\_1**

SM CODE	QSPI_SM_1
Description	Protocol error signals including hardware CRC
Ownership	ST
Detailed implementation	QUADSPI communication module embeds protocol error checks (like overrun, underrun, timeout etc.), conceived to detect communication-related abnormal conditions. These mechanisms are able anyway to detect a percentage of hardware random failures affecting the module itself.
Error reporting	Error flag raise and optional interrupt event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Direct test procedure for CRC efficiency is not available. CRC run-time hardware failures leading to disabling such protection fall into multiple-fault scenario, from IEC61508 perspective. Related failures are adequately mitigated by the combination of safety mechanisms reported in this table, field <i>Multiple-fault protection</i> .
Multiple-fault protection	QSPI_SM_2: Information redundancy techniques on messages
Recommendations and known limitations	Enabling related interrupt generation on the detection of errors is highly recommended.



**Table 60. QSPI\_SM\_2**

SM CODE	QSPI_SM_2
Description	Information redundancy techniques on messages
Ownership	<i>End user</i>
Detailed implementation	<p>This method is implemented adding to data packets (not commands) transferred by QUADSPI interface a redundancy check (like a CRC check, or similar one) with encoding capability. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet.</p> <p>Consistency of data packet must be checked by <i>Application software</i> before consuming data.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>To give an example on checksum encoding capability, using just a bit-by-bit addition is unappropriated.</p> <p>This safety mechanism can overlap with information redundancy techniques implemented at system level to address failure of physical device connected to QUADSPI port.</p>

### 3.6.15 Analog-to-digital converter (ADC)

**Table 61. ADC\_SM\_0**

SM CODE	ADC_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	<p>This method must be applied to ADC configuration registers.</p> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 62. ADC\_SM\_1**

SM CODE	ADC_SM_1
Description	Multiple acquisition by <i>Application software</i>

SM CODE	ADC_SM_1
Ownership	<i>End user</i>
Detailed implementation	This method implements a timing information redundancy by executing multiple acquisitions on the same input signal. Multiple acquisition data are then combined by a filter algorithm to determine the signal correct value.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Depends on implementation
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	It is highly probable that this recommendation is satisfied by design by <i>End userApplication software</i> . Usage of multiple acquisitions followed by average operations is a common technique in industrial applications exposed to electromagnetic interference on sensor lines.

**Table 63. ADC\_SM\_2**

SM CODE	ADC_SM_2
Description	Range check by <i>Application software</i>
Ownership	<i>End user</i>
Detailed implementation	<p>The guidelines for the implementation of the method are the following:</p> <ul style="list-style-type: none"> <li>• The expected range of the data to be acquired are investigated and adequately documented. Note that in a well-designed application it is improbable that during normal operation an input signal has a very near or over the upper and lower rail limit (saturation in signal acquisition).</li> <li>• If <i>Application software</i> is aware of the state of the system, this information is to be used in the range check implementation. For example, if the ADC value is the measurement of a current through a power load, reading an abnormal value such as a current flowing in opposite direction versus the load supply may indicate a fault in the acquisition module.</li> <li>• As the ADC module is shared between different possible external sources, the combination of plausibility checks on the different signals acquired can help to cover the whole input range in a very efficient way.</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Depends on implementation
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	The implementation and the related diagnostic efficiency of this safety mechanism are strongly application-dependent.

**Table 64. ADC\_SM\_3**

SM CODE	ADC_SM_3
Description	Periodic software test for ADC
Ownership	<i>End user</i>
Detailed implementation	<p>The method is implemented acquiring multiple signals and comparing the read value with the expected one, supposed to be know. Method can be implemented with different level of complexity:</p> <ul style="list-style-type: none"> <li>• Basic complexity: acquisition and check of upper or lower rails (VDD or VSS) and internal reference voltage</li> <li>• High complexity: in addition to basic complexity tests, acquisition of a DAC output connected to ADC input and checking all voltage excursion and linearity</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Periodic
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Combination of two methods with different complexity can be used to better optimize test frequency in high-demand safety functions.

**Table 65. ADC\_SM\_4**

SM CODE	ADC_SM_4
Description	1002 scheme for ADC inputs
Ownership	<i>End user</i>
Detailed implementation	This safety mechanism is implemented using two different SAR ADC channels belonging to separate ADC modules to acquire the same input signal. <i>Application software</i> checks the coherence between the two readings.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	ADC_SM_0: Periodic read-back of configuration registers
Recommendations and known limitations	This method can be used in conjunction with ADC_SM_0 / ADC_SM_2 / ADC_SM_3 to achieve highest level of ADC module diagnostic coverage.

### 3.6.16 Digital-to-analog converter (DAC)

**Table 66. DAC\_SM\_0**

SM CODE	DAC_SM_0
Description	Periodic read-back of configuration registers

SM CODE	DAC_SM_0
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to DAC configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 67. DAC\_SM\_1**

SM CODE	DAC_SM_1
Description	DAC output loopback on ADC channel
Ownership	<i>End user</i>
Detailed implementation	Route the active DAC output to one ADC channel, and check the output current value against the expected one.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous or on demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Efficiency versus transient failures is linked to final application characteristics. We define as $T_m$ the minimum duration of DAC wrong signal permanence required to violate the related safety function(s). Efficiency is maximized when execution test frequency is higher than $1/T_m$ .

### 3.6.17 Digital camera interface (DCMI)

**Table 68. DCMI\_SM\_0**

SM CODE	DCMI_SM_0
Description	Periodic read-back of DCMI configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to DCMI configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0

SM CODE	DCMI_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	DCMI interface is available only on selected part numbers.
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

Table 69. DCMI\_SM\_1

SM CODE	DCMI_SM_1
Description	DCMI video input data synchronization
Ownership	ST
Detailed implementation	According to the nature of video data stream received, DCMI module implements synchronization controls, from the simplest one (hardware synchronization) to the most complex (e.g. embedded data synchronization mode). DCMI internal failures leading to the incapability of correcting synchronizing the data stream can be therefore detected.
Error reporting	No explicit error signal/message generation is provided (*).
Fault detection time	Depends on implementation
Addressed fault model	Permanent
Dependency on <i>Device</i> configuration	DCMI interface is available only on selected part numbers.
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	DCMI_SM_0: Periodic read-back of DCMI configuration registers
Recommendations and known limitations	(*) For its nature, the detection of an actual hardware failure by this safety mechanism can be confused with functional-related scenarios (e.g. camera device disconnected or powered-off). It is responsibility of <i>Application software</i> to discriminate, as far as it is technically possible, among different events.

### 3.6.18 DSI Host (DSI)

Table 70. DSI\_SM\_0

SM CODE	DSI_SM_0
Description	Periodic read-back of DSI configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to DSI configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0

SM CODE	DSI_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 71. DSI\_SM\_1**

SM CODE	DSI_SM_1
Description	Protocol error signals and information redundancy including hardware checksums
Ownership	ST
Detailed implementation	DSI communication/command protocol is based on a packet handling concept, including (where applicable) ECC and checksum capabilities. This mechanism, mainly implemented to manage on field communication disturbance, is able to achieve a relevant diagnostic coverage on several DSI module failure modes.
Error reporting	Error conditions are reported by flag bits in related registers.
Fault detection time	Depends on peripheral configuration and the type of violation detected. Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	DSI_SM_0: Periodic read-back of DSI configuration registers
Recommendations and known limitations	None

**Note:** *The above-described safety mechanisms addresses the DSI interface included in STM32 MCUs, including PHY. Because actual capability of correct physical signal generation to drive the connected monitor is not addressed by these safety mechanisms, in case such feature is considered safety relevant, End user is warned to evaluate the adoption of adequate system-level measures.*

### 3.6.19 HASH processor (HASH)

**Table 72. HASH\_SM\_0**

SM CODE	HASH_SM_0
Description	Periodic read-back of HASH configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to HASH configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	HASH module available only on specific part numbers
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0

SM CODE	HASH_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 73. HASH\_SM\_1**

SM CODE	HASH_SM_1
Description	HASH processing collateral detection
Ownership	ST
Detailed implementation	Message digest computation performed by HASH module is composed by several data manipulations and checks. A major part of the hardware random failures affecting HASH module will lead to algorithm violations/errors, and so to decoding errors on the receiver side.
Error reporting	Several error condition can happens, check functional documentation.
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	HASH module available only on specific part numbers
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Direct test procedure for HASH efficiency is not available. HASH run-time hardware failures leading to disabling related collateral protection fall into multiple-fault scenario, from IEC61508 perspective. Related failures are adequately mitigated by the combination of safety mechanisms reported in this table, field Multiple-fault protection.
Multiple-fault protection	HASH_SM_0: Periodic read-back of HASH configuration registers CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

*Note:* Hardware random failures consequences on potential security features violations are **not** analyzed in this manual.

### 3.6.20 True random number generator (RNG)

**Table 74. RNG\_SM\_0**

SM CODE	RNG_SM_0
Description	Periodic read-back of RNG configuration register
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to RNG configuration register RNG_CR. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	RNG module available only on specific part numbers
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0

SM CODE	RNG_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

Table 75. RNG\_SM\_1

SM CODE	RNG_SM_1
Description	RNG module entropy on-line tests
Ownership	ST and <i>End user</i>
Detailed implementation	<p>RNG module include an internal diagnostic for the analog source entropy that can be used to detect failures on the module itself. Furthermore, the required test on generated random number difference between the previous one (as required by FIPS PUB 140-2) can be exploited as well.</p> <p>Implementation:</p> <ul style="list-style-type: none"> <li>• Check for RNG error conditions.</li> <li>• Check the difference between generated random number and the previous one.</li> </ul>
Error reporting	CEIS, SEIS error bits of the RNG status register (RNG_SR) <i>Application software</i> error for FIPS PUB 140-2 test fail
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	RNG module available only on specific part numbers
Initialization	Permanent/transient
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

### 3.6.21 Cryptographic processor (CRYP)

Table 76. CRYP\_SM\_0

SM CODE	CRYP_SM_0
Description	Periodic read-back of CRYP configuration registers
Ownership	<i>End user</i>
Detailed implementation	<p>This method must be applied to CRYP configuration registers.</p> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	CRYP module available only on specific part numbers
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0



SM CODE	CRYP_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

Table 77. CRYP\_SM\_1

SM CODE	CRYP_SM_1
Description	Encryption/decryption collateral detection
Ownership	ST
Detailed implementation	Encryption and decryption operations performed by CRYP module are composed by several data manipulations and checks, with different level of complexity according to the selected chaining algorithm. A major part of the hardware random failures affecting CRYP module leads to algorithm violations/errors. Leading to decoding errors on the receiver side.
Error reporting	Several error conditions can happen, check functional documentation.
Fault detection time	Dependency on <i>Device</i> configuration
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	CRYP module available only on specific part numbers
Initialization	Dependency on <i>Device</i> configuration
Periodicity	Continuous
Test for the diagnostic	Direct test procedure for CRYP efficiency is not available. CRYP run-time hardware failures leading to disabling such protection fall into multiple-fault scenario, from IEC61508 perspective. Related failures are adequately mitigated by the combination of safety mechanisms reported in this table, field <i>Multiple-fault protection</i> .
Multiple-fault protection	:
Recommendations and known limitations	None

Table 78. CRYP\_SM\_2

SM CODE	CRYP_SM_2
Description	Information redundancy techniques on messages, including end-to-end protection
Ownership	<i>End user</i>
Detailed implementation	This method aim to protect the communication between a peripheral and his external counterpart. It is used in CRYP local safety concept to address failures not detected by the encryption/decryption features. Refer to UART_SM_3 description for detailed information.
Error reporting	Refer to UART_SM_3
Fault detection time	Refer to UART_SM_3
Addressed fault model	Refer to UART_SM_3
Dependency on <i>Device</i> configuration	CRYP module available only on specific part numbers
Initialization	Refer to UART_SM_3
Periodicity	Refer to UART_SM_3
Test for the diagnostic	Refer to UART_SM_3
Multiple-fault protection	Refer to UART_SM_3
Recommendations and known limitations	Important note: it is assumed that the remote counterpart has an equivalent capability of performing the checks described. Refer to UART_SM_3 for further notice.

**Important:**

Hardware random failure consequences on potential violations of Device security feature are **not** detailed in this manual.

**3.6.22 Advanced, general, and low-power timer (TIM1/2/3/4/5/8/9/10/11/12/13/14)**

As the timers have multiple mutually independent channels possibly used for different functions, the safety mechanism is selected individually for each channel.

**Table 79. ATIM\_SM\_0**

SM CODE	ATIM_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to advanced, general-purpose and low-power timer configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 80. ATIM\_SM\_1**

SM CODE	ATIM_SM_1
Description	1oo2 for counting timers
Ownership	<i>End user</i>
Detailed implementation	This method implements via software a 1oo2 scheme between two counting resources. The guidelines for the implementation of the method are the following: <ul style="list-style-type: none"> <li>Two timers are programmed with same time base or frequency.</li> <li>In case of timer use as a time base: use in <i>Application software</i> one of the timer as time base source, and the other one just for check. Coherence check for the 1oo2 is done at application level, comparing two counter values each time the timer value is used to affect safety function.</li> <li>In case of interrupt generation: use the first timer as main interrupt source for the service routines, and the second timer as a "reference" to be checked at the initial of interrupt routine.</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable

SM CODE	ATIM_SM_1
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Tolerance implementation in timer checks is recommended to avoid false positive outcomes of the diagnostic. This method applies to timer channels merely used as elapsed time counters.

**Table 81. ATIM\_SM\_2**

SM CODE	ATIM_SM_2
Description	1002 for input capture timers
Ownership	<i>End user</i>
Detailed implementation	This method is conceived to protect timers used for acquisition and measurement of external signals (input capture, encoder reading). The implementation consists in connecting the external signals also to a redundant timer, and checking the coherence of the measured data at application level. Coherence check between timers is executed each time the reading is used by <i>Application software</i> .
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	To reduce the potential effect of common cause failures, it is suggested to use for redundant check a channel belonging to a different timer module and mapped to non-adjacent pin on the device package.

**Table 82. ATIM\_SM\_3**

SM CODE	ATIM_SM_3
Description	Loopback scheme for pulse width modulation (PWM) outputs
Ownership	<i>End user</i>
Detailed implementation	This method is implemented by connecting the PWM to a separate timer channel to acquire the generated waveform characteristics. The guidelines are the following: <ul style="list-style-type: none"> <li>Both PWM frequency and duty cycle are measured and checked versus the expected value.</li> <li>To reduce the potential effect of common cause failure, it is suggested to use for the loopback check a channel belonging to a different timer module and mapped to non-adjacent pins on the device package.</li> </ul> This measure can be replaced under the end-user responsibility by different loopback schemes already in place in the final application and rated as equivalent. For example if the PWM is used to drive an external power load, the reading of the on-line current value can be used instead of the PWM duty cycle measurement.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Depends on implementation

SM CODE	ATIM_SM_3
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Efficiency versus transient failures is linked to final application characteristics. We define as $T_m$ the minimum duration of PWM wrong signal permanence (wrong frequency, wrong duty, or both) required to violate the related safety function(s). Efficiency is maximized when execution test frequency is higher than $1/T_m$ .

**Table 83. ATIM\_SM\_4**

SM CODE	ATIM_SM_4
Description	Lock bit protection for timers
Ownership	ST
Detailed implementation	This safety mechanism allows <i>End user</i> to lock down specified configuration options, thus avoiding unintended modifications by <i>Application software</i> . Therefore, it addresses software development systematic faults.
Error reporting	Not applicable
Fault detection time	Not applicable
Addressed fault model	None (Fault avoidance)
Dependency on <i>Device</i> configuration	None
Initialization	Lock protection must be enabled using LOCK bits in the TIMx_BDTR register.
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	Not applicable
Recommendations and known limitations	This method does not address timer configuration changes due to soft errors.

**Note:** *IRTIM* is not individually mentioned here as its implementation is mostly based on general-purpose timer functions. Refer to related prescriptions.

### 3.6.23 Basic timers (TIM6/7)

**Table 84. GTIM\_SM\_0**

SM CODE	GTIM_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to basic timer configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0

SM CODE	GTIM_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 85. GTIM\_SM\_1**

SM CODE	GTIM_SM_1
Description	1002 for counting timers
Ownership	<i>End user</i>
Detailed implementation	<p>This method implements via software a 1002 scheme between two counting resources.</p> <p>The guidelines for the implementation of the method are the following:</p> <ul style="list-style-type: none"> <li>• Two timers are programmed with same time base or frequency.</li> <li>• In case of timer use as a time base: use in <i>Application software</i> one of the timer as time base source, and the other one just for check. Coherence check for the 1002 is done at application level, comparing two counters values each time the timer value is used to affect safety function.</li> <li>• In case of interrupt generation usage: use the first timer as main interrupt source for the service routines, and use the second timer as a <i>“reference”</i> to be checked at the initial of interrupt routine.</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Tolerance implementation in timer checks is recommended to avoid false positive outcomes of the diagnostic.

### 3.6.24 Real-time clock module (RTC)

**Table 86. RTC\_SM\_0**

SM CODE	RTC_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	<p>This method must be applied to RTC configuration registers.</p> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0

SM CODE	RTC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 87. RTC\_SM\_1**

SM CODE	RTC_SM_1
Description	Application check of running RTC
Ownership	<i>End user</i>
Detailed implementation	<p><i>Application software</i> implements some plausibility check on RTC calendar or timing data, mainly after a power-up and further date reading by RTC.</p> <p>The guidelines for the implementation of the method are the following:</p> <ul style="list-style-type: none"> <li>• RTC backup registers are used to store coded information in order to detect the absence of VBAT during power-off period.</li> <li>• RTC backup registers are used to periodically store compressed information on current date or time</li> <li>• <i>Application software</i> executes minimal consistence checks for date reading after power-on (detecting "past" date or time retrieve).</li> <li>• <i>Application software</i> periodically checks that RTC is actually running, by reading RTC timestamp progress and comparing with an elapsed time measurement based on STM32 internal clock or timers.</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Periodic
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	This method provides a limited diagnostic coverage for RTC failure modes. In case of <i>End user</i> application where RTC timestamps accuracy can affect in severe way the safety function (for example, medical data storage devices), it is strongly recommended to adopt more efficient system-level measures.

**Table 88. RTC\_SM\_2**

SM CODE	RTC_SM_2
Description	Application-level measures to detect failures in timestamps/event capture
Ownership	<i>End user</i>
Detailed implementation	This method must detect failures affecting the RTC capability to correct execute the timestamps/event capture functions. Due to the nature strictly application-dependent of this solution, no detailed guidelines for its implementation are given here.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None

SM CODE	RTC_SM_2
Initialization	Depends on implementation
Periodicity	Periodic/On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	This method must be used only if the timestamps/event capture function is used in the safety function implementation. It is worth noting that the use of timestamp / event capture in safety-related applications with the <i>MCU</i> in Sleep or Stop mode is prevented by the assumed requirement ASR7 (refer to <a href="#">Section 3.3.1 Safety requirement assumptions</a> ).

**Table 89. RTC\_SM\_3**

SM CODE	RTC_SM_3
Description	Application-level measures to detect failures in timestamps/event capture
Ownership	<i>End user</i>
Detailed implementation	This method must detect failures affecting the RTC capability to correct execute the timestamps/event capture functions. Due to the nature strictly application-dependent of this solution, no detailed guidelines for its implementation are given here.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Periodic/On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	This method must be used only if the timestamps/event capture function is used in the safety function implementation. It is worth noting that the use of timestamp / event capture in safety-related applications with the <i>MCU</i> in Sleep or Stop mode is prevented by the assumed requirement ASR7 (refer to <a href="#">Section 3.3.1 Safety requirement assumptions</a> ).

### 3.6.25 Inter-integrated circuit (I2C)

**Table 90. IIC\_SM\_0**

SM CODE	IIC_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to I2C configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0

SM CODE	IIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 91. IIC\_SM\_1**

SM CODE	IIC_SM_1
Description	Protocol error signals
Ownership	ST
Detailed implementation	I2C communication module embeds protocol error checks (like overrun, underrun, packet error etc.) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself.
Error reporting	Error flag raise and optional interrupt event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	IIC_SM_2: Information redundancy techniques on messages
Recommendations and known limitations	Adoption of SMBus option grants the activation of more efficient protocol-level hardware checks such as CRC-8 packet protection.  Enabling related interrupt generation on the detection of errors is highly recommended.

**Table 92. IIC\_SM\_2**

SM CODE	IIC_SM_2
Description	Information redundancy techniques on messages
Ownership	<i>End user</i>
Detailed implementation	This method is implemented adding to data packets transferred by I2C a redundancy check (such as a CRC check, or similar one) with encoding capability. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet.  Consistency of data packet must be checked by <i>Application software</i> before consuming data.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software



SM CODE	IIC_SM_2
Recommendations and known limitations	<p>It is assumed that the remote I2C counterpart has an equivalent capability of performing the check described.</p> <p>To give an example on checksum encoding capability, using just a bit-by-bit addition is unappropriated.</p> <p>This method is superseded by IIC_SM_3 if hardware handled CRC insertion is possible.</p>

**Table 93. IIC\_SM\_3**

SM CODE	IIC_SM_3
Description	CRC packet-level
Ownership	ST
Detailed implementation	I2C communication module allows to activate for specific mode of operation (SMBus) the automatic insertion (and check) of CRC checksums to packet data.
Error reporting	Error flag raise and optional Interrupt Event generation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Direct test procedure for CRC efficiency is not available. CRC run-time hardware failures leading to disabling such protection fall into multiple-fault scenario, from IEC61508 perspective. Related failures are adequately mitigated by the combination of safety mechanisms reported in this table, field <i>Multiple-fault protection</i> .
Multiple-fault protection	IIC_SM_2: Information redundancy techniques on messages
Recommendations and known limitations	<p>This method can be part of the implementation for IIC_SM_2 or IIC_SM_4. In that case, because of the warning issued in the <i>Test for the diagnostic</i> field, this mechanism can not be the only one to guarantee message integrity.</p> <p>Enabling related interrupt generation on the detection of errors is highly recommended.</p>

**Table 94. IIC\_SM\_4**

SM CODE	IIC_SM_4
Description	Information redundancy techniques on messages, including end-to-end protection
Ownership	<i>End user</i>
Detailed implementation	<p>This method aims to protect the communication between a I2C peripheral and his external counterpart.</p> <p>Refer to UART_SM_3 description for detailed information.</p>
Error reporting	Refer to UART_SM_3
Fault detection time	Refer to UART_SM_3
Addressed fault model	Refer to UART_SM_3
Dependency on <i>Device</i> configuration	Refer to UART_SM_3
Initialization	Refer to UART_SM_3
Periodicity	Refer to UART_SM_3
Test for the diagnostic	Refer to UART_SM_3
Multiple-fault protection	Refer to UART_SM_3

SM CODE	IIC_SM_4
Recommendations and known limitations	It is assumed that the remote I2C counterpart has an equivalent capability of performing the checks described. Refer to UART_SM_3 for further notice.

### 3.6.26 Universal synchronous/asynchronous receiver/transmitter (USART1/2/3/4/5/6/7/8)

**Table 95. UART\_SM\_0**

SM CODE	UART_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to USART1/2/3/4/5/6/7/8 configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 96. UART\_SM\_1**

SM CODE	UART_SM_1
Description	Protocol error signals
Ownership	ST
Detailed implementation	USART1/2/3/4/5/6/7/8 communication module embeds protocol error checks (like additional parity bit check, overrun, frame error) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself.  Error signals connected to these checkers are normally handled in a standard communication software, so the overhead is reduced.
Error reporting	Error flag raise and optional interrupt event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	UART_SM_2: Information redundancy techniques on messages

SM CODE	UART_SM_1
Recommendations and known limitations	USART1/2/3/4/5/6/7/8 communication module allows several different configurations. The actual composition of communication error checks depends on the selected configuration. Enabling related interrupt generation on the detection of errors is highly recommended.

**Table 97. UART\_SM\_2**

SM CODE	UART_SM_2
Description	Information redundancy techniques on messages
Ownership	<i>End user</i>
Detailed implementation	This method is implemented by adding to data packets transferred by USART1/2/3/4/5/6/7/8 a redundancy check (such as a <i>CRC</i> check, or similar one) with encoding capability. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet. Consistency of data packet must be checked by <i>Application software</i> before consuming data.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	It is assumed that the remote USART1/2/3/4/5/6/7/8 counterpart has an equivalent capability of performing the check described. To give an example on checksum encoding capability, using just a bit-by-bit addition is unappropriated.

**Table 98. UART\_SM\_3**

SM CODE	UART_SM_3
Description	Information redundancy techniques on messages, including end-to-end protection
Ownership	<i>End user</i>
Detailed implementation	This method aims to protect the communication between a peripheral and his external counterpart establishing a kind of "protected" channel. The aim is to specifically address communication failure modes as reported in IEC61508:2, 7.4.11.1. Implementation guidelines are as follows: <ul style="list-style-type: none"> <li>• Data packet must be protected (encapsulated) by an information redundancy check, like for instance a <i>CRC</i> checksum computed over the packet and added to payload. Checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single-bit flip in the data packet.</li> <li>• Additional field added in payload reporting a unique identification of sender or receiver and an unique increasing sequence packet number.</li> <li>• Timing monitoring of the message exchange (for example check the message arrival within the expected time window), detecting therefore missed message arrival conditions.</li> <li>• <i>Application software</i> must verify before consuming data packet its consistency (<i>CRC</i> check), its legitimacy (sender or receiver) and the sequence correctness (sequence number check, no packets lost).</li> </ul>
Error reporting	Depends on implementation

SM CODE	UART_SM_3
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>A major overlap between the requirements of this method and the implementation of complex communication software protocols can exist. Due to large adoption of these protocols in industrial applications, optimizations can be possible.</p> <p>It is assumed that the remote counterpart has an equivalent capability of performing the checks described.</p>

### 3.6.27 Serial peripheral interface (SPI)

Table 99. SPI\_SM\_0

SM CODE	SPI_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	<p>This method must be applied to SPI configuration registers.</p> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

Table 100. SPI\_SM\_1

SM CODE	SPI_SM_1
Description	Protocol error signals
Ownership	ST
Detailed implementation	SPI communication module embeds protocol error checks (like overrun, underrun, timeout and so on) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself.
Error reporting	Error flag raise and optional interrupt event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient

SM CODE	SPI_SM_1
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	SPI_SM_2: Information redundancy techniques on messages
Recommendations and known limitations	None

**Table 101. SPI\_SM\_2**

SM CODE	SPI_SM_2
Description	Information redundancy techniques on messages
Ownership	<i>End user</i>
Detailed implementation	<p>This method is implemented adding to data packets transferred by SPI a redundancy check (such as a CRC check, or similar one) with encoding capability. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet.</p> <p>Consistency of data packet must be checked by <i>Application software</i> before consuming data.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>It is assumed that the remote SPI counterpart has an equivalent capability of performing the check described.</p> <p>To give an example on checksum encoding capability, using just a bit-by-bit addition is unappropriated.</p>

**Table 102. SPI\_SM\_3**

SM CODE	SPI_SM_3
Description	CRC packet-level
Ownership	ST
Detailed implementation	SPI communication module allows to activate automatic insertion (and check) of CRC-8 or CRC-18 checksums to packet data.
Error reporting	Error flag raise and optional Interrupt Event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous

SM CODE	SPI_SM_3
Test for the diagnostic	Direct test procedure for CRC efficiency is not available. CRC run-time hardware failures leading to disabling such protection fall into multiple-fault scenario, from IEC61508 perspective. Related failures are adequately mitigated by the combination of safety mechanisms reported in this table, field <i>Multiple-fault protection</i> .
Multiple-fault protection	SPI_SM_2: Information redundancy techniques on messages
Recommendations and known limitations	This method can be part of the implementation for SPI_SM_2 or SPI_SM_4. In that case, because of the warning issued in the <i>Test for the diagnostic</i> field, this mechanism can not be the only one to guarantee message integrity.

**Table 103. SPI\_SM\_4**

SM CODE	SPI_SM_4
Description	Information redundancy techniques on messages, including end-to-end protection
Ownership	<i>End user</i>
Detailed implementation	This method aims to protect the communication between SPI peripheral and his external counterpart. Refer to UART_SM_3 description for detailed information.
Error reporting	Refer to UART_SM_3
Fault detection time	Refer to UART_SM_3
Addressed fault model	Refer to UART_SM_3
Dependency on <i>Device</i> configuration	Refer to UART_SM_3
Initialization	Refer to UART_SM_3
Periodicity	Refer to UART_SM_3
Test for the diagnostic	Refer to UART_SM_3
Multiple-fault protection	Refer to UART_SM_3
Recommendations and known limitations	Refer to UART_SM_3 for further notice. It is assumed that the remote SPI counterpart has an equivalent capability of performing the checks described.

### 3.6.28 Serial audio interface (SAI)

**Table 104. SAI\_SM\_0**

SM CODE	SAI_SM_0
Description	Periodic read-back of SAI configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to SAI configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0

SM CODE	SAI_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 105. SAI\_SM\_1**

SM CODE	SAI_SM_1
Description	SAI output loopback scheme
Ownership	<i>End user</i>
Detailed implementation	This method uses a loopback scheme to detect permanent and transient faults on the output channel used for serial audio frame generation. It is implemented by connecting the second serial audio interface as input for primary output generation. <i>Application software</i> is able therefore to identify wrong or missing audio frame generation.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous/ On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	Efficiency versus transient failures is linked to final application characteristics. We define as $T_m$ the minimum duration of serial audio wrong signal permanence required to violate the related safety function(s). Efficiency is maximized when execution test frequency is higher than $1/T_m$ .  Method to be used when SAI interface safety-related use is <i>audio stream generation</i> .

**Table 106. SAI\_SM\_2**

SM CODE	SAI_SM_2
Description	1002 scheme for SAI module
Ownership	<i>End user</i>
Detailed implementation	This safety mechanism is implemented using the two SAI interfaces to decode/receive the same input stream audio. <i>Application software</i> checks the coherence between the received data.
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	The MCU performance overload and the implementation complexity associated to this method can be relevant.  Method to be used when SAI interface safety-related use is <i>audio stream receive</i> .

**3.6.29 SD/SDIO/MMC card host interface (SDMMC)**
**Table 107. SDIO\_SM\_0**

SM CODE	SDIO_SM_0
Description	Periodic read-back of SDIO/SMMC configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to SDIO/SMMC configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 108. SDIO\_SM\_1**

SM CODE	SDIO_SM_1
Description	Protocol error signals including hardware CRC
Ownership	ST
Detailed implementation	SDIO/SMMC communication module embeds protocol error checks (like overrun, underrun, timeout etc.) and CRC-packet checks as well, conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a percentage of hardware random failures affecting the module itself
Error reporting	Error flag raise and optional interrupt event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	SDIO_SM_2: Information redundancy techniques on messages
Recommendations and known limitations	Enabling related interrupt generation on the detection of errors is highly recommended.

**Table 109. SDIO\_SM\_2**

SM CODE	SDIO_SM_2
Description	Information redundancy techniques on messages
Ownership	<i>End user</i>



SM CODE	SDIO_SM_2
Detailed implementation	<p>This method is implemented adding to data packets transferred by SDIO/SMMC a redundancy check (like a CRC check, or similar one) with encoding capability. The checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single bit flip in the data packet.</p> <p>Consistency of data packet must be checked by <i>Application software</i> before consuming data.</p>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	<p>To give an example on checksum encoding capability, using just a bit-by-bit addition is unappropriated.</p> <p>This safety mechanism can overlap with information redundancy techniques implemented at system level to address failure of physical device connected to SDIO/SMMC port.</p>

**Note:** *The safety mechanisms mentioned above are addressing the SDIO/SMMC interface included in STM32 MCUs. No claims are done in this Safety Manual about the mitigation of hardware random faults affecting the external memory connected to SDIO/SMMC port.*

### 3.6.30 Controller area network (bxCAN)

**Table 110. CAN\_SM\_0**

SM CODE	CAN_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	<p>This method must be applied to bxCAN configuration registers.</p> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 111. CAN\_SM\_1**

SM CODE	CAN_SM_1
Description	Protocol error signals

SM CODE	CAN_SM_1
Ownership	ST
Detailed implementation	<p>CAN communication module embeds protocol error checks (like error counters) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself.</p> <p>Error signals connected to these checkers are normally handled in a standard communication software, so the overhead is reduced.</p>
Error reporting	Several error condition are reported by flag bits in related CAN registers.
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CAN_SM_2: Information redundancy techniques on messages, including end-to-end protection.
Recommendations and known limitations	Enabling related interrupt generation on the detection of errors is highly recommended.

**Table 112. CAN\_SM\_2**

SM CODE	CAN_SM_2
Description	Information redundancy techniques on messages, including end-to-end protection.
Ownership	<i>End user</i>
Detailed implementation	<p>This method aims to protect the communication between a peripheral and his external counterpart establishing a kind of “protected” channel. The aim is to specifically address communication failure modes as reported in IEC61508:2, 7.4.11.1.</p> <p>Implementation guidelines are as follows:</p> <ul style="list-style-type: none"> <li>• Data packet must be protected (encapsulated) by an information redundancy check, like for instance a CRC checksum computed over the packet and added to payload. Checksum encoding capability must be robust enough to guarantee at least 90% probability of detection for a single-bit flip in the data packet.</li> <li>• Additional field added in payload reporting an unique identification of sender or receiver and an unique increasing sequence packet number.</li> <li>• Timing monitoring of the message exchange (for example check the message arrival within the expected time window), detecting therefore missed message arrival conditions.</li> <li>• <i>Application software</i> must verify before consuming data packet its consistency (CRC check), its legitimacy (sender or receiver) and the sequence correctness (sequence number check, no packets lost).</li> </ul>
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software

SM CODE	CAN_SM_2
Recommendations and known limitations	<p>A major overlap between the requirements of this method and the implementation of complex communication software protocols can exist. Due to large adoption of these protocols in industrial applications, optimizations can be possible.</p> <p>It is assumed that the remote counterpart has an equivalent capability of performing the checks described.</p>

### 3.6.31 USB on-the-go full-speed (OTG\_FS/OTG\_HS)

**Table 113. USB\_SM\_0**

SM CODE	USB_SM_0
Description	Periodic read-back of configuration registers
Ownership	<i>End user</i>
Detailed implementation	This method must be applied to USB OTG_FS/OTG_HS configuration registers. Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 114. USB\_SM\_1**

SM CODE	USB_SM_1
Description	Protocol error signals
Ownership	ST
Detailed implementation	USB communication module embeds protocol error checks (like overrun, underrun, NRZI, bit stuffing etc.) conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a marginal percentage of hardware random failures affecting the module itself
Error reporting	Error flag raise and optional interrupt event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	USB_SM_2: Information redundancy techniques on messages
Recommendations and known limitations	Enabling related interrupt generation on the detection of errors is highly recommended.

Table 115. USB\_SM\_2

SM CODE	USB_SM_2
Description	Information redundancy techniques on messages
Ownership	<i>End user</i> or ST
Detailed implementation	The implementation of required information redundancy on messages, USB communication module is fitted by hardware capability. It basically allows to activate the automatic insertion (and check) of CRC checksums to packet data.
Error reporting	Error flag raise and optional interrupt event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Error reporting configuration, if interrupt events are planned
Periodicity	Continuous
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	None

Table 116. USB\_SM\_3

SM CODE	USB_SM_3
Description	Information redundancy techniques on messages, including end-to-end protection.
Ownership	<i>End user</i>
Detailed implementation	This method aims to protect the communication between the USB OTG_FS/OTG_HS peripheral and its external counterpart. Refer to UART_SM_3 description for detailed information.
Error reporting	Refer to UART_SM_3
Fault detection time	Refer to UART_SM_3
Addressed fault model	Refer to UART_SM_3
Dependency on <i>Device</i> configuration	Refer to UART_SM_3
Initialization	Refer to UART_SM_3
Periodicity	Refer to UART_SM_3
Test for the diagnostic	Refer to UART_SM_3
Multiple-fault protection	Refer to UART_SM_3
Recommendations and known limitations	This method applies in case USB bulk or isochronous transfers are used. For other transfers modes the USB hardware protocol already implements several features of this requirement. Refer to UART_SM_3 for further notice.

### 3.6.32 Ethernet (ETH): media access control (MAC) with DMA controller

Table 117. ETH\_SM\_0

SM CODE	ETH_SM_0
Description	Periodic read-back of Ethernet configuration registers
Ownership	<i>End user</i>

SM CODE	ETH_SM_0
Detailed implementation	This method must be applied to Ethernet configuration registers (including those relate to unused module features). Detailed information on the implementation of this method can be found in Section 3.6.11 <i>Extended interrupt and events controller (EXTI)</i> .
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

**Table 118. ETH\_SM\_1**

SM CODE	ETH_SM_1
Description	Protocol error signals including hardware CRC
Ownership	ST
Detailed implementation	Ethernet communication module embeds protocol error checks (like overrun, underrun, timeout, packet composition violation etc.) and CRC-packet checks as well, conceived to detect network-related abnormal conditions. These mechanisms are able anyway to detect a percentage of hardware random failures affecting the module itself.
Error reporting	Error flag raise and optional Interrupt Event generation
Fault detection time	Depends on peripheral configuration (for example baud rate). Refer to functional documentation.
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	Continuous
Test for the diagnostic	Direct test procedure for CRC efficiency is not available. CRC run-time hardware failures leading to disabling such protection fall into multiple-fault scenario, from IEC61508 perspective. Related failures are adequately mitigated by the combination of safety mechanisms reported in this table, field <i>Multiple-fault protection</i> .
Multiple-fault protection	ETH_SM_2: Information redundancy techniques on messages, including end-to-end protection
Recommendations and known limitations	Enabling related interrupt generation on the detection of errors is highly recommended.

**Table 119. ETH\_SM\_2**

SM CODE	ETH_SM_2
Description	Information redundancy techniques on messages, including end-to-end protection
Ownership	<i>End user</i>
Detailed implementation	This method aim to protect the communication between a peripheral and its external counterpart. It is used in Ethernet local safety concept to address failures not detected by ETH_SM_1 and to increase its associated diagnostic coverage. Refer to UART_SM_3 description for detailed information.

SM CODE	ETH_SM_2
Error reporting	Depends on implementation
Fault detection time	Depends on implementation
Addressed fault model	Permanent/transient
Dependency on <i>Device</i> configuration	None
Initialization	Depends on implementation
Periodicity	On demand
Test for the diagnostic	Not applicable
Multiple-fault protection	CPU_SM_0: Periodic core self-test software
Recommendations and known limitations	The implementation on <i>Application software</i> of complex Ethernet-based communication stacks (like TCP/IP) is able to satisfy the requirements of this method.

*Note:* The use of the DMA feature inside Ethernet module requires the adoption of the set of safety mechanisms defined for DMA (refer to Section 3.6.10 Direct memory access controller (DMA)).

### 3.6.33 Part separation (no interference)

This section reports safety mechanisms that address peripherals not used by the safety application, or not used at all.

Table 120. FFI\_SM\_0

SM CODE	FFI_SM_0
Description	Disable of unused peripherals
Ownership	<i>End user</i>
Detailed implementation	<p>This method contributes to the reduction of the probability of cross-interferences caused by peripherals not used by the software application, in case a hardware failure causes an unintentional activation.</p> <p>After the system boot, <i>Application software</i> must disable all unused peripherals with this procedure:</p> <ul style="list-style-type: none"> <li>• Enable reset flag on AHB and APB peripheral reset register.</li> <li>• Disable clock distribution on AHB and APB peripheral clock enable register.</li> </ul>
Error reporting	Not applicable
Fault detection time	Not applicable
Addressed fault model	Not applicable
Dependency on <i>Device</i> configuration	None
Initialization	Not applicable
Periodicity	Startup
Test for the diagnostic	Not applicable
Multiple-fault protection	FFI_SM_1: Periodic read-back of interference avoidance registers
Recommendations and known limitations	None

Table 121. FFI\_SM\_1

SM CODE	FFI_SM_1
Description	Periodic read-back of interference avoidance registers
Ownership	<i>End user</i>

SM CODE	FFI_SM_1
Detailed implementation	<p>This method contributes to the reduction of the probability of cross-interferences between peripherals that can potentially conflict on the same input/output pins, including for instance unused peripherals. This diagnostic measure must be applied to following registers:</p> <ul style="list-style-type: none"> <li>clock enable and disable registers</li> <li>alternate function programming registers</li> </ul> <p>Detailed information on the implementation of this method can be found in <a href="#">Section 3.6.11 Extended interrupt and events controller (EXTI)</a>.</p>
Error reporting	Refer to NVIC_SM_0
Fault detection time	Refer to NVIC_SM_0
Addressed fault model	Refer to NVIC_SM_0
Dependency on <i>Device</i> configuration	Refer to NVIC_SM_0
Initialization	Refer to NVIC_SM_0
Periodicity	Refer to NVIC_SM_0
Test for the diagnostic	Refer to NVIC_SM_0
Multiple-fault protection	Refer to NVIC_SM_0
Recommendations and known limitations	Refer to NVIC_SM_0

### 3.7 Conditions of use

The table below provides a summary of the safety concept recommendations reported in Section 3.6: Description of hardware and software diagnostics. The conditions of use to be applied to STM32F4 Series devices are reported in form of safety mechanism requirements. Exception is represented by some conditions of use introduced by FMEA analysis in order to correctly address specific failure modes. These conditions of use are reported at the end of the table presented in this section.

Rank column reports how related safety mechanism has been considered during the analysis, with following meaning:

- M** The safety mechanism is always active during normal operation, with no possibility for *End user* to deactivate it.
- ++** The safety mechanism is highly recommended as common practice. It is considered in this document for the computation of safety metrics to allow the use of *Device* in systems implementing safety functions up to *SIL2* with a single *MCU* or up to *SIL3* with two *MCUs* in 1oo2 scheme.
- +** The safety mechanism is recommended as additional safety measure, but not considered in this document for the computation of safety metrics. STM32F4 Series users can skip the implementation in case it is in contradiction with functional requirements or overlapped by another mechanism ranked ++.
- o** The safety mechanism is optional. It is not strictly required for the implementation of safety functions up to *SIL2*, or it is related to a specific *MCU* configuration.

The X marker in the *Perm* and *Trans* table columns indicates that the related safety mechanism is effective for such fault model.

**Table 122. List of safety mechanisms**

Diagnostic	Description	Rank	Perm	Trans
<b>Arm® Cortex®-M4</b>				
CPU_SM_0	Periodic core self-test software for Arm®Cortex®-M4 <i>CPU</i> .	++	X	-
CPU_SM_1	Control flow monitoring in <i>Application software</i>	++	X	X

Diagnostic	Description	Rank	Perm	Trans
CPU_SM_2	Double computation in <i>Application software</i>	++	-	X
CPU_SM_3	Arm®Cortex®-M4 HardFault exceptions	M	X	X
CPU_SM_4	Stack hardening for <i>Application software</i>	+	X	X
CPU_SM_5	External watchdog	++ <sup>(1)</sup>	X	X
CPU_SM_6	Independent watchdog	++ <sup>(1)</sup>	X	X
CPU_SM_7	Memory protection unit ( <i>MPU</i> ).	++ <sup>(2)</sup>	X	X
MPU_SM_0	Periodic read-back of <i>MPU</i> configuration registers	++ <sup>(2)</sup>	X	X
MPU_SM_1	<i>MPU</i> software test	o	X	-
<b>System bus architecture</b>				
BUS_SM_0	Periodic software test for interconnections	++	X	-
BUS_SM_1	Information redundancy in intra-chip data exchanges	++	X	X
<b>Embedded SRAM</b>				
RAM_SM_0	Periodic software test for static random access memory (SRAM)	++	X	-
RAM_SM_2	Stack hardening for <i>Application software</i>	+	X	X
RAM_SM_3	Information redundancy for safety-related variables in <i>Application software</i>	++	X	X
RAM_SM_4	Control flow monitoring in <i>Application software</i>	o <sup>(3)</sup>	X	X
RAM_SM_5	Periodic integrity test for <i>Application software</i> in RAM	o <sup>(3)</sup>	X	X
RAM_SM_6	Read protection (RDP) and write protection (WRP)	+	-	-
<b>Embedded Flash memory</b>				
FLASH_SM_0	Periodic software test for Flash memory	++	X	-
FLASH_SM_1	Control flow monitoring in <i>Application software</i>	++	X	X
FLASH_SM_2	Arm®Cortex®-M4 HardFault exceptions	M	X	X
FLASH_SM_3	Option byte write protection	M	-	-
FLASH_SM_4	Static data encapsulation	+	X	X
FLASH_SM_5	Option byte redundancy with load verification	M	X	X
FLASH_SM_6	Flash memory unused area filling code	+	-	-
FLASH_SM_8	Read protection (RDP), write protection (WRP), and proprietary code readout protection (PCROP)	+	-	-
<b>Power controller (PWR)</b>				
VSUP_SM_0	Periodic read-back of configuration registers	++	X	X
VSUP_SM_1	Supply voltage internal monitoring (PVD)	++	X	-
VSUP_SM_2	Independent watchdog	++	X	-
VSUP_SM_3	Internal temperature sensor check	o	-	-
VSUP_SM_5	System-level power supply management	+	-	-
<b>Reset and clock controller (RCC)</b>				
CLK_SM_0	Periodic read-back of configuration registers	++	X	X
CLK_SM_1	Clock security system (CSS)	++	X	-
CLK_SM_2	Independent watchdog	++	X	-
CLK_SM_3	Internal clock cross-measurement	+	X	-



Diagnostic	Description	Rank	Perm	Trans
<b>General-purpose input/output (GPIO)</b>				
GPIO_SM_0	Periodic read-back of configuration registers	++	X	X
GPIO_SM_1	1002 for input GPIO lines	++	X	X
GPIO_SM_2	Loopback scheme for output GPIO lines	++	X	X
GPIO_SM_3	GPIO port configuration lock register	+	-	-
<b>Debug system or peripheral control</b>				
DBG_SM_0	Watchdog protection	++	X	X
LOCK_SM_0	Lock mechanism for configuration options	+	-	-
<b>System configuration controller (SYSCFG)</b>				
SYSCFG_SM_0	Periodic read-back of configuration registers	++	X	X
DIAG_SM_0	Periodic read-back of hardware diagnostics configuration registers	++	X	X
<b>Direct memory access controller (DMA)</b>				
DMA_SM_0	Periodic read-back of configuration registers	++	X	X
DMA_SM_1	Information redundancy on data packet transferred via <i>DMA</i>	++	X	X
DMA_SM_2	Information redundancy by including sender or receiver identifier on data packet transferred via <i>DMA</i>	++	X	X
DMA_SM_3	Periodic software test for <i>DMA</i>	++	X	-
DMA_SM_4	<i>DMA</i> transaction awareness	++	X	X
<b>Extended interrupt and events controller (EXTI)</b>				
NVIC_SM_0	Periodic read-back of configuration registers	++	X	X
NVIC_SM_1	Expected and unexpected interrupt check	++	X	X
<b>Cyclic redundancy-check calculation unit (CRC)</b>				
CRC_SM_0	CRC self-coverage	++	X	X
<b>Flexible static memory controller (FSMC)</b>				
FSMC_SM_0	Control flow monitoring in <i>Application software</i>	++	X	X
FSMC_SM_1	Information redundancy on external memory connected to FSMC	++	X	X
FSMC_SM_2	Periodic read-back of FSMC configuration registers	++	X	X
FSMC_SM_3	ECC engine on NAND interface in FSMC module	++	-	X
<b>Quad-SPI interface (QUADSPI)</b>				
QSPI_SM_0	Periodic read-back of QUADSPI configuration registers	++	X	X
QSPI_SM_1	Protocol error signals including hardware CRC	++	X	X
QSPI_SM_2	Information redundancy techniques on messages	++	X	X
<b>Analog-to-digital converter (ADC)</b>				
ADC_SM_0	Periodic read-back of configuration registers	++	X	X
ADC_SM_1	Multiple acquisition by <i>Application software</i>	++	-	X
ADC_SM_2	Range check by <i>Application software</i>	++	X	X
ADC_SM_3	Periodic software test for ADC	++	X	-
ADC_SM_4	1002 scheme for ADC inputs	+	X	X

Diagnostic	Description	Rank	Perm	Trans
<b>Digital-to-analog converter (DAC)</b>				
DAC_SM_0	Periodic read-back of configuration registers	++	X	X
DAC_SM_1	DAC output loopback on ADC channel	++	X	X
<b>Digital camera interface (DCMI)</b>				
DCMI_SM_0	Periodic read-back of DCMI configuration registers	++	X	X
DCMI_SM_1	DCMI video input data synchronization	++	X	X
<b>LCD-TFT display controller (LTDC)</b>				
LCD_SM_0	Periodic read-back of LTDC configuration registers and buffer memory	++	X	X
LCD_SM_1	LTDC acquisition by ADC channel	++	X	-
<b>DSI Host (DSI)</b>				
DSI_SM_0	Periodic read-back of DSI configuration registers	++	X	X
DSI_SM_1	Protocol error signals and information redundancy including hardware checksums	++	X	X
<b>True random number generator (RNG)</b>				
RNG_SM_0	Periodic read-back of RNG configuration register	++	X	X
RNG_SM_1	RNG module entropy on-line tests	++	X	-
<b>Cryptographic processor (CRYP)</b>				
CRYP_SM_0	Periodic read-back of CRYP configuration registers	++	X	X
CRYP_SM_1	Encryption/decryption collateral detection	++	X	X
CRYP_SM_2	Information redundancy techniques on messages, including end-to-end protection	++	X	X
<b>HASH processor (HASH)</b>				
HASH_SM_0	Periodic read-back of HASH configuration registers	++	X	X
HASH_SM_1	HASH processing collateral detection	++	X	X
<b>Advanced, general, and low-power timer (TIM1/2/3/4/5/8/9/10/11/12/13/14)</b>				
ATIM_SM_0	Periodic read-back of configuration registers	++	X	X
ATIM_SM_1	1o02 for counting timers	++	X	X
ATIM_SM_2	1o02 for input capture timers	++	X	X
ATIM_SM_3	Loopback scheme for pulse width modulation (PWM) outputs	++	X	X
ATIM_SM_4	Lock bit protection for timers	+	-	-
<b>Basic timers (TIM6/7)</b>				
GTIM_SM_0	Periodic read-back of configuration registers	++	X	X
GTIM_SM_1	1o02 for counting timers	++	X	X
<b>Real-time clock module (RTC)</b>				
RTC_SM_0	Periodic read-back of configuration registers	++	X	X
RTC_SM_1	Application check of running RTC	++	X	X
RTC_SM_2	Application-level measures to detect failures in timestamps/event capture	o	X	X
RTC_SM_3	Application-level measures to detect failures in timestamps/event capture	o	X	X

Diagnostic	Description	Rank	Perm	Trans
<b>Inter-integrated circuit (I2C)</b>				
IIC_SM_0	Periodic read-back of configuration registers	++	X	X
IIC_SM_1	Protocol error signals	++	X	X
IIC_SM_2	Information redundancy techniques on messages	++	X	X
IIC_SM_3	CRC packet-level	+	X	X
IIC_SM_4	Information redundancy techniques on messages, including end-to-end protection	+	X	X
<b>Universal synchronous/asynchronous receiver/transmitter (USART1/2/3/4/5/6/7/8)</b>				
UART_SM_0	Periodic read-back of configuration registers	++	X	X
UART_SM_1	Protocol error signals	++	X	X
UART_SM_2	Information redundancy techniques on messages	++	X	X
UART_SM_3	Information redundancy techniques on messages, including end-to-end protection	++	X	X
<b>Serial peripheral interface (SPI)</b>				
SPI_SM_0	Periodic read-back of configuration registers	++	X	X
SPI_SM_1	Protocol error signals	++	X	X
SPI_SM_2	Information redundancy techniques on messages	++	X	X
SPI_SM_3	CRC packet-level	+	X	X
SPI_SM_4	Information redundancy techniques on messages, including end-to-end protection	+	X	X
<b>Serial audio interface (SAI)</b>				
SAI_SM_0	Periodic read-back of SAI configuration registers	++	X	X
SAI_SM_1	SAI output loopback scheme	++	X	X
SAI_SM_2	1oo2 scheme for SAI module	++	X	X
<b>SD/SDIO/MMC card host interface (SDMMC)</b>				
SDIO_SM_0	Periodic read-back of SDIO/SMMC configuration registers	++	X	X
SDIO_SM_1	Protocol error signals including hardware CRC	++	X	X
SDIO_SM_2	Information redundancy techniques on messages	++	X	X
<b>Controller area network (bxCAN)</b>				
CAN_SM_0	Periodic read-back of configuration registers	++	X	X
CAN_SM_1	Protocol error signals	++	X	X
CAN_SM_2	Information redundancy techniques on messages, including end-to-end protection.	++	X	X
<b>USB on-the-go full-speed (OTG_FS/OTG_HS)</b>				
USB_SM_0	Periodic read-back of configuration registers	++	X	X
USB_SM_1	Protocol error signals	++	X	X
USB_SM_2	Information redundancy techniques on messages	++	X	X
USB_SM_3	Information redundancy techniques on messages, including end-to-end protection.	+	X	X
<b>Ethernet (ETH): media access control (MAC) with DMA controller</b>				
ETH_SM_0	Periodic read-back of Ethernet configuration registers	++	X	X
ETH_SM_1	Protocol error signals including hardware CRC	++	X	X

Diagnostic	Description	Rank	Perm	Trans
ETH_SM_2	Information redundancy techniques on messages, including end-to-end protection	++	X	X
<b>Part separation (no interference)</b>				
FFI_SM_0	Disable of unused peripherals	++	-	-
FFI_SM_1	Periodic read-back of interference avoidance registers	++	-	-
<b>Arm®Cortex®-M4 CPU</b>				
CoU_1	Disable of unused peripherals	++	-	-
<b>Debug</b>				
CoU_2	<i>Device</i> debug features must not be used in safety function(s) implementation.	++	-	-
<b>Arm®Cortex®-M4 / Supply system</b>				
CoU_3	Low-power mode state must not be used in safety function(s) implementation.	++	-	-
<b>Device peripherals</b>				
CoU_4	<i>End user</i> must implement the required combination of safety mechanism/CoUs for each STM32 peripheral used in implementation of safety function(s).	++	X	X
<b>Flash memory subsystem</b>				
CoU_5	During Flash memory bank mass erase and reprogramming there must not be safety functions(s) executed by <i>Device</i> .	++	-	-
<b>CPU subsystem</b>				
CoU_7	In case of multiple safety functions implementations, methods to guarantee their mutual independence must include use.	++	-	-
<b>Device</b>				
DUAL_SM_0	Cross-check between two STM32 MCUs	o	X	X

1. To achieve on the single MCU local safety metrics compatible with SIL2 target, method CPU\_SM\_6 could be sufficient. Anyway, to understand the rationale behind "++" classification for both methods, refer to the "Recommendations" row of related description in Section 3.6 Hardware and software diagnostics for more details.
2. Can be considered ranked as "+" if only one safety function is implemented and the presence of non-safety-related software is excluded.
3. Must be considered ranked as "++" if Application software is executed on RAM.

The above-described safety mechanism or conditions of use are conceived with different levels of abstraction depending on their nature: the more a safety mechanism is implemented as application-independent, the wider is its possible use on a large range of *End user* applications.

The safety analysis highlights two major partitions inside the *MCU*:

- System-critical *MCU* modules

Every *End user* application is affected, from safety point of view, by a failure on these modules. Because they are used by every *End user* application, related methods or safety mechanism are mainly conceived to be application-independent. The system-critical modules on *Device* are: CPU, RCC, PWR, bus matrix and interconnect, and Flash memory and RAM (including their interfaces).

- Peripheral modules

Such modules could be not used by the end-user application, or they could be used for non-safety related tasks. Related safety methods are therefore implemented mainly at application level, as *Application software* solutions or architectural solutions.

## 4 Safety results

This section reports the results of the safety analysis of the STM32F4 Series devices, according to IEC 61508 and to ST methodology flow, related to the hardware random and dependent failures.

### 4.1 Random hardware failure safety results

The analysis for random hardware failures of STM32F4 Series devices reported in this safety manual is executed according to STMicroelectronics methodology flow for safety analysis of semiconductor devices in compliance with IEC61508. The accuracy of results obtained are guaranteed by three factors:

- STMicroelectronics methodology flow strict adherence to IEC61508 requirements and prescriptions
- the use, during the analysis, of detailed and reliable information on microcontroller design
- the use of state-of-the-art fault injection methods and tools for safety metrics verification

The *Device* safety analysis explored the overall and exhaustive list of *Device* failure modes, to individuate for each of them an adequate mitigation measure (safety mechanism). The overall list of *Device* failure modes is maintained in the related *FMEA* document [1], provided on demand by local STMicroelectronics sales office.

In summary, with the adoption of the safety mechanisms and conditions of use reported in [Section 3.7 Conditions of use](#), it is possible to achieve the integrity levels summarized in the following table.

**Table 123. Overall achievable safety integrity levels**

Number of Devices used	Safety architecture	Target	Safety analysis result
1	1001/1001D	SIL2 LD	Achievable
		SIL2 HD/CM	Achievable with potential performance impact <sup>(1)</sup>
2	1002	SIL3 LD	Achievable
		SIL3 HD/CM	Achievable with potential performance impact

1. Note that the potential performance impact related to some above-reported target achievements is mainly related to the need of execution of periodical software-based diagnostics (refer to safety mechanism description for details). The impact is therefore strictly related to how much "aggressive" the system level PST is (see [Section 3.3.1 Safety requirement assumptions](#)).

The resulting relative safety metrics (diagnostic coverage (DC) and safe failure fraction (SFF)) and absolute safety metrics (probability of failure per hour (PFH), probability of dangerous failure on demand (PFD)) are not reported in this section but in the failure mode effect diagnostic analysis (FMEDA) snapshot [2], due to:

- a large number of different STM32F4 Series parts,
- a possibility to declare non-safety-relevant unused peripherals, and
- a possibility to enable or not the different available safety mechanisms.

The *FMEDA* snapshot [2] is a static document reporting the safety metrics computed at different detail levels (at microcontroller level and for microcontroller basic functions) for a given combination of safety mechanisms and for a given part number. If *FMEDA* computation sheet is needed, early contact the local STMicroelectronics sales representative, in order to receive information on expected delivery dates for specific *Device* target part number.

*Note:* Safety metrics computations are restricted to STM32F4 Series boundary, hence they do not include the WDTe, PEv, and VMONE processes described in [Section 3.3.1 Safety requirement assumptions](#).

#### 4.1.1 Safety analysis result customization

The safety analysis executed for STM32F4 Series devices documented in this safety manual considers all microcontroller modules to be safety-related, thus able to interfere with the safety function, with no exclusion. This is in line with the conservative approach to be followed during the analysis of a general-purpose microcontroller, in order to be agnostic versus the final application. This means that no microcontroller module has been declared safe as per IEC61508-4, 3.6.8. Therefore, all microcontroller modules are included in *SFF* computations.

In actual *End user* applications, not all the STM32F4 Series parts or modules implement a safety function. That happens if:

- The part is not used at all (disabled), or
- The part implements functions that are not safety-related (for example, a GPIO line driving a power-on signaling light on an electronic board).

*Note:* *Implementation of non-safety-related functions is in principle forbidden by the assumed safety requirement ASR6 (see Section 3.3.1 Safety requirement assumptions), hence under End user's entire responsibility. As any other derogation from safety requirements included in this manual, it is End user's responsibility to provide consistent rationales and evidences that the function does not bring additional risks, by following the procedure described in this section. Therefore, it is strongly recommended to reserve such derogation to very simple functions (as the one provided in the example).*

Implementing safety mechanisms on such parts would be a useless effort for *End user*. The safety analysis results can therefore be customized.

*End user* can define a STM32F4 Series part as *non-safety-related* based on:

- Collecting rationales and evidences that the part does not contribute to safety function.
- Collecting rationales and evidences that the part does not interfere with the safety function during normal operation, due to final system design decisions. Mitigation of unused modules is exhaustively addressed in Section 4.1.2 General requirements for freedom from interferences (FFI).
- Fulfilling the general condition for the mitigation of intra-MCU interferences (see Section 4.1.2 General requirements for freedom from interferences (FFI)).

For a *non-safety-related* part, *End user* is allowed to:

- Exclude the part from computing metrics to report in *FMEDA*, and
- Not implement safety mechanisms as listed in Table 122. List of safety mechanisms.

With regard to *SFF* computation, this section complies with the *no part / no effect* definition as per IEC 61508-4, 3.6.13 / 3.6.14.

#### 4.1.2 General requirements for freedom from interferences (FFI)

A dedicated analysis has highlighted a list of general requirements to be followed in order to mitigate potential interferences between *Device* internal modules in case of internal failures (freedom from interferences, FFI). These precautions are integral part of the *Device* safety concept and they can play a relevant role when multiple microcontroller modules are declared as *non-safety-related* by *End user* as per Section 4.1.1 Safety analysis result customization.

*End user* must implement the safety mechanisms listed in Table 124 (implementation details in Section 3.6 Hardware and software diagnostics) regardless any evaluation of their contribution to safety metrics.

**Table 124. List of general requirements for FFI**

Diagnostic	Description
BUS_SM_0	Periodic software test for interconnections
GPIO_SM_0	Periodic read-back of configuration registers
DMA_SM_0	Periodic read-back of configuration registers
DMA_SM_2	Information redundancy by including sender or receiver identifier on data packet transferred via <i>DMA</i> <sup>(1)</sup>
DMA_SM_4	<i>DMA</i> transaction awareness <sup>(1)</sup>
NVIC_SM_0	Periodic read-back of configuration registers
NVIC_SM_1	Expected and unexpected interrupt check
FFI_SM_0	Disable of unused peripherals
FFI_SM_1	Periodic read-back of interference avoidance registers

1. To be implemented only if *DMA* is actually used.

### 4.1.3 Notes on multiple-fault scenario

According to the requirements of IEC61508, the safety analysis for STM32F4 Series devices considered multiple-fault scenarios. Furthermore, following the spirit of ISO26262 (the reference and state-of-the-art standard norm for integrated circuit safety analysis), the analysis investigated possible causes preventing the implemented safety mechanisms from being effective, in order to determine appropriate counter-measures. In the *Multiple-fault protection* field, the tables in [Section 3.6 Hardware and software diagnostics](#) report the safety mechanisms required to properly manage a multiple-fault scenario, including mitigation measures against failures making safety mechanisms ineffective. It is strongly recommended that the safety concept includes such mitigation measures, and in particular for systems operating during long periods, as they tend to accumulate errors. Indeed, fault accumulation issue has been taken into account during STM32F4 Series devices safety analysis.

Another potential source of multiple error condition is the accumulation of permanent failures during power-off periods. Indeed, if the end system is not powered, no safety mechanism are active and so able to early detect the insurgence of such failures. To mitigate this potential issue, it is strongly recommended to execute all periodic safety mechanism at each system power-up; this measure guarantees a fresh system start with a fault-free hardware. This recommendation is given for periodic safety mechanisms rated as "++" (highly recommended) in the Device safety concept, and mainly for the most relevant ones in term of failure distribution: CPU\_SM\_0, FLASH\_SM\_0, RAM\_SM\_0. This startup execution is strongly recommended regardless the safety functions mode of operations and/or the value of PST.

## 4.2 Analysis of dependent failures

The analysis of dependent failures is important for microcontroller and microprocessor devices. The main subclasses of dependent failures are CCFs. Their analysis is ruled by IEC 61508:2 annex E, which lists the design requirements to be verified to allow the use of on-chip redundancy for integrated circuits with one common semiconductor substrate.

As there is no on-chip redundancy on STM32F4 Series devices, the CCF quantification through the  $\beta$ IC computation method - as required by Annex E.1, item i - is not required. Note that, in the case of 1oo2 safety architecture implementation, *End user* is required to evaluate the  $\beta$  and  $\beta$ D parameters (used in PFH computation) that reflect the common cause factors between the two channels.

The *Device* architecture and structures can be potential sources of dependent failures. These are analyzed in the following sections. The safety mechanisms referred to are described in [Section 3.6 Hardware and software diagnostics](#).

### 4.2.1 Power supply

Power supply is a potential source of dependent failures, because any alteration can simultaneously affect many modules, leading to not-independent failures. The following safety mechanisms address and mitigate those dependent failures:

- VSUP\_SM\_1: detection of abnormal value of supply voltage;
- VSUP\_SM\_2: the independent watchdog is different from the digital core of the *MCU*, and this diversity helps to mitigate dependent failures related to the main supply alterations. As reported in VSUP\_SM\_2 description, separate power supply for IWDG or/and the adoption of an external watchdog (CPU\_SM\_5) increase such diversity.

The adoption of such safety mechanisms is therefore highly recommended despite their minor contribution to the safety metrics to reach the required safety integrity level. Refer to [Section 3.6.5 Power controller \(PWR\)](#) for the detailed safety mechanism descriptions.

### 4.2.2 Clock

System clocks are a potential source of dependent failures, because alterations in the clock characteristics (frequency, jitter) can affect many parts, leading to not-independent failures. The following safety mechanisms address and mitigate such dependent failures:

- CLK\_SM\_1: the clock security system is able to detect hard alterations (stop) of system clock and activate the adequate recovery actions.
- CLK\_SM\_2: the independent watchdog has a dedicated clock source. The frequency alteration of the system clock leads to the watchdog window violations by the triggering routine on *Application software*, leading to the *MCU* reset by watchdog.

The adoption of such safety mechanism is therefore highly recommended despite their minor contribution to the safety metrics to reach the required safety integrity level. Refer to [Section 3.6.6 Reset and clock controller \(RCC\)](#) for detailed safety mechanisms description.

### 4.2.3 DMA

The *DMA* function can be involved in data transfers operated by most of the peripherals. Failures of *DMA* can interfere with the behavior of the system peripherals or *Application software*, leading to dependent failures. The adoption of the following safety mechanisms is therefore highly recommended (refer to [Section 3.6.10 Direct memory access controller \(DMA\)](#) for description):

- DMA\_SM\_0
- DMA\_SM\_1
- DMA\_SM\_2

*Note:* Only *DMA\_SM\_0* must be implemented if *DMA* is not used for data transfer.

### 4.2.4 Internal temperature

The abnormal increase of the internal temperature is a potential source of dependent failures, as it can affect many *MCU* parts. The following safety mechanism mitigates this potential effect (refer to [Section 3.6.5 Power controller \(PWR\)](#) for description):

VSUP\_SM\_3: the internal temperature read and check allows the user to quickly detect potential risky conditions before they lead to a series of internal failures.



## 5 List of evidences

---

A *safety case database* stores all the information related to the safety analysis performed to derive the results and conclusions reported in this safety manual.

The safety case database is composed of the following:

- safety case with the full list of all safety-analysis-related documents
- STMicroelectronics' internal *FMEDA* tool database for the computation of safety metrics, including estimated and measured values
- safety report, a document that describes in detail the safety analysis executed on STM32F4 Series devices and the clause-by-clause compliance to IEC 61508
- STMicroelectronics' internal fault injection campaign database including tool configuration and settings, fault injection logs and results

As these materials contain STMicroelectronics' confidential information, they are only available for the purpose of audit and inspection by authorized bodies, without being published, which conforms to Note 2 of IEC 61508:2, 7.4.9.7.

## 6 Change impact analysis for other safety standards

The safety analysis reported in this safety manual is executed according to the IEC 61508 safety norm. This section reports the outcome of a change impact analysis with respect to different safety standards. For each new safety standard addressed, the following items are considered:

- Differences in the suggested hardware architecture (architectural categories), and how to map to safety architectures of IEC 61508.
- Differences in the safety integrity level definitions and metrics computation methods, and how to recompute and judge the safety performances of the devices according to the new standard.

The safety standards examined within this change impact analysis are:

- ISO 13849-1:2015, ISO13849-2:2012 – *Safety of machinery and Safety-related parts of control systems*,
- IEC 62061:2005+AMD1:2012+AMD2:2015 – *Safety of machinery and Functional safety of safety-related electrical, electronic and programmable electronic control systems*,
- IEC 61800-5-2:2016 – *Adjustable speed electrical power drive systems – Part 5-2: Safety requirements – Functional*

### 6.1 ISO 13849-1:2015, ISO 13849-2:2012

ISO 13849-1 is a type B1 standard. It provides a guideline for the development of [Safety-related parts of machinery control systems \(SRP/CS\)](#) including programmable electronics, hardware and software.

#### 6.1.1 ISO 13849 architectural categories

ISO 13849-1:2015 reports in section 4.4, Figure 4 a typical safety function diagrammatic presentation. Under the assumption that *Compliant item* as defined in section is used to implement the *b* (logic), the equivalence of the ISO 13849 representation with the one in [Section 3.2.1](#) is evident. The mapping of ISO 13849 architectures with the one described in [Section 3](#) is possible.

ISO 13849-1:2015 in section §6 defines in details five different categories. The following table lists for each category the possible implementation by one of the IEC 61508 compliant architectures described in this manual in [Section 3](#). It is worth to note that for each category, the achievable *PL* is decided by the specific values of diagnostic coverage ( $DC_{avg}$ ) and mean time to dangerous failure (MTTF<sub>d</sub>) (refer to [Section 6.1.2](#) for details on computations).

**Table 125. ISO 13849 architectural categories**

ISO13849-1:2015		Link to IEC61508-compliant safety architectures	Notes/constraints
Category	Clause		
B	6.2.3	Possible with 1oo1 architecture	No requirements for $MTTFd$ and $DC_{avg}$ are given for category B, anyway it is recommended to follow safety manual recommendation.
1	6.2.4	Not recommended	Category not recommended because of the NOTE1 in IEC13849-1, section §6.2.4.
2	6.2.5	Possible with 1oo1 architecture (external WDT is mandatory)	The adoption of external WDT (CPU_SM_5) acting as TE is mandatory. Constraints on $DC_{avg}$ and $MTTFd$ can be satisfied but computations are needed <sup>(1)</sup> . Constraints on $CCF$ are satisfied <sup>(2)</sup> .
3	6.2.6	Possible with 1oo2 architecture + DUAL_SM_0	Constraints on $DC_{avg}$ and $MTTFd$ can be satisfied but computations are needed <sup>(1)</sup> . Constraints on $CCF$ are satisfied <sup>(2)</sup> .
4	6.2.7	Possible with 1oo2 architecture + DUAL_SM_0	Implementation of DUAL_SM_0 scheme is mandatory to mitigate fault accumulation. Constraints on $DC_{avg}$ and $MTTFd$ can be satisfied but computations are needed <sup>(1)</sup> . Constraints on $CCF$ are satisfied <sup>(2)</sup> .

1. Computations related to  $DC_{avg}$  and  $MTTFd$  can involve also other components than Device because used in the safety function implementation (sensors, actuators, etc). The figures need therefore to be evaluated at system level – refer to [Section 6.1.2](#) for the correct interpretation of Device data in such a computation.
2.  $CCF$  additional requirements expressed in ISO13849-1, Annex F table F.1 are basically enforcing the system implementation and therefore outside the scope of this manual. It is worth to note that the complete safety analysis resulting as output of the IEC61508 compliance activity (this manual) helps to claim the score for item #4 in Table F.1.

### 6.1.2 ISO 13849 safety metrics computation

Appendix C of ISO 13849 presents tables of standardized mean time to dangerous failure ( $MTTFd$ ) for the various electric or electronics components. However, table C.3 in ISO 13849 points to ICs manufacturer's data while attempting to classify  $MTTFd$  for programmable ICs. As a consequence, safety analysis results of this Safety Manual can be re-mapped in ISO 13849 domain, because even computed for IEC 61508 they are definitely more and more accurate in the definition of dangerous failures identification.

When for a certain component  $PFH \ll 1$  it can be assumed that  $MTTFd = 1 / PFH$ .

It is worth to note that according ST methodology, FMEDA data includes failure rate related to transient faults without any assumption about their potential partial safeness. Because of this assumption,  $PFH$  values in Device FMEDA leads to very conservative values for computed  $MTTFd$ .

In ISO 13849-1 the  $DC$  for each single component has the same meaning of the IEC 61508 metric; results of this safety manual and related FMEA/FMEDA can therefore be reused. However, this standard defines the concept of  $DC_{avg}$  applicable to the whole SRP/CS in the form of the equation defined in Annex E, formula E.1, where the contribution of each part of the control system is weighted with respect to  $MTTFd$  of the various subsystems of the channel. End user is therefore responsible for the computations of the overall  $DC_{avg}$ .

The standard denies any possibility of fault exclusion while calculating  $DC_{avg}$  (ISO13849-2 Tab.D.21 no exclusion allowed), which is also the assumption of Device analysis documented in this safety manual.

**Note:** Each architectural solution analyzed in this safety manual results in  $PFH$  values producing high  $MTTFd$ .

## 6.2 IEC 62061:2005+AMD1:2012+AMD2:2015

This standard is applicable in the specification, design and verification or validation of [safety-related electrical control systems \(SRECS\)](#) of machines. *SRECS* is the electrical or electronics control system of the machine which failure could lead to reduction or loss of safety. *SRECS* implements a [safety-related control function \(SRCF\)](#) to prevent any increase of the risk.

Because STM32xx has been classified as Type B according IEC61508 (refer to [Section 3.2.2](#) ), it must be considered as a “complex component” in IEC62061 definition.

### 6.2.1 IEC 62061 architectural categories

IEC 62061 defines a set of basic system architectures to be used for the design of safety-related electrical control systems ([safety-related electrical control systems \(SRECS\)](#)) implementing their *SRCFs*. The following table lists for each system architecture the possible implementation/mapping by/to one of the IEC 61508 compliant architectures described in this manual in [Section 3](#) .

Safety metrics related to STM32xx *MCU* can be reused from IEC61508 analysis (refer to *Device FMEDA*), while their combination with the ones related to other devices included in the system is full responsibility of *End user*.

**Table 126. IEC 62061 architectural categories**

IEC 62061		Link to IEC61508-compliant safety architectures	Notes/constraints
Architecture	Clause		
A	6.7.8.2.2	Equivalent of 1oo1, with <i>HFT</i> = 0, no diagnostic function(s) implemented.	-
B	6.7.8.2.3	Equivalent to 1oo2 with <i>HFT</i> = 1, a single failure does not lead to the loss of <i>SRCF</i> . No diagnostic function(s) implemented.	-
C	6.7.8.2.4	Equivalent of 1oo1 architecture.	All requirements related to 1oo1 architecture must be implemented.
D	6.7.8.2.5	Equivalent of 1oo2 architecture.	All requirements related to 1oo2 architecture must be implemented.

### 6.2.2 IEC 62061 safety metrics computation

The failure rate ( $\lambda$ ) in T is the smaller proof test interval or the life time of the subsystem.

As seen in ISO 13849, the approximation §6.7.8.2.1 NOTE2 is still considered valid, hence

$\lambda = 1 / MTTF_d$ , where it is assumed that  $1 \gg \lambda \times T$ .

So, as  $PFH_D = \lambda_D \times 1h$ , so  $PFH_D = 1 / MTTF_d$ .

Safety analysis executed for STM32F4 Series devices according to IEC 61508 is more and more accurate for the definition of dangerous failure identifications that can be re-mapped in IEC 62061 domain. Thus, values of  $\lambda$ , *PFH* and *SFF* that are reported in the *FMEDA* (refer to [Section 4 Safety results](#)), are still valid and can be reused.

For evaluation of *CCF* in basic architectures with *HFT* = 1, *End user* can rely to what reported in [Section 4.2 Analysis of dependent failures](#), and to the guidelines included in IEC 61508:2010-6 Annex D.

Alternatively, *End user* can apply the simplified approach from the standard (refer to Annex F) to calculate the  $\beta$  factor value to be used in formulas for *PFH*.

## 6.3 IEC 61800-5-2:2016

The scope of this standard is the functional safety of adjustable speed electric drive systems.

### 6.3.1 IEC 61800 architectural categories

Because IEC 61800 definitions for *HFT* and for architectures are equivalent to the ones of IEC61508, the remapping is straightforward.

The STM32xx *MCU* is considered as Type B for the consideration reported in [Section 3.2.2](#) .

### 6.3.2 IEC 61800 safety metrics computation

The PFH of a safety function performed by *PDS(SR)* is evaluated by the application of IEC 61508-2. The strong link with the norm IEC 61508 is reflected also by the adoption in IEC 61800-5-2 of the same relevant metrics *PFH*, and *SFF*. So, results of this safety manual (and related *FMEA* and *FMEDA*) can be re-mapped in IEC 61800 domain.

## Revision history

**Table 127. Document revision history**

Date	Version	Changes
01-Dec-2014	1	Initial release.
30-Jan-2015	2	Updated the applicability of the user manual to the microcontrollers of the STM32F4 Series, and to STM32-SafeSIL part number. Updated: <ul style="list-style-type: none"> <li>Figure: STMicroelectronics product development process</li> <li>Figure: Block diagram for IEC 62061 Cat. B</li> <li>Figure: Block diagram for IEC 62061 Cat. D</li> </ul>
24-Nov-2017	3	Removed: <ul style="list-style-type: none"> <li>Section: former fRMethodology</li> <li>Section: Dual MCU architecture</li> <li>Section: Latent Fault detection</li> <li>Section: examples of safety architecture</li> <li>Section: fRSTL_STM32F0_SIL2(3)</li> </ul> Added: <ul style="list-style-type: none"> <li>Figure: STMicroelectronics product development process</li> <li>Section: System configuration controller (SYSCFG)</li> <li>Section: Conditions of use</li> <li>Table: CPU_SM_0 to Table: FFI_SM_1 for description of hardware and software diagnostics</li> </ul> Updated: <ul style="list-style-type: none"> <li>Section: Assumed safety requirements</li> <li>Section: Architectural categories</li> <li>Table: Overall achievable safety integrity levels</li> <li>Table: IEC 60730 required safety mechanism for Class B/C compliance</li> </ul>
19-Apr-2018	4	Updated: <ul style="list-style-type: none"> <li>Section Introduction</li> <li>Table: Mapping between this document content and IEC 61508-2 Annex D requirements</li> <li>Section: Dependent failures analysis</li> <li>Section: IEC 62061:2005/AMD1:2012</li> <li>Table: Terms and abbreviations</li> </ul> Deleted: <ul style="list-style-type: none"> <li>Section: IEC 60730-1:2010</li> </ul>
12-Oct-2018	5	Updated: <ul style="list-style-type: none"> <li>Section: Description of hardware and software diagnostics</li> <li>Section: IEC 62061 safety metrics computation</li> <li>Section: IEC 62061 work products</li> </ul>
27-Jun-2019	6	Updated: <ul style="list-style-type: none"> <li>Functional safety documentation framework</li> <li>Section: Normative references</li> <li>Section: Change impact analysis for other safety standards</li> </ul> Deleted: <ul style="list-style-type: none"> <li>Section: ISO 26262:2010</li> </ul>

---

Date	Version	Changes
07-Jul-2020	7	General update. Former appendix changed into <a href="#">Section 6 Change impact analysis for other safety standards</a> , with the removal of <i>ISO 13849 work products</i> , <i>IEC 62061 work products</i> , and <i>IEC 61800 work products</i> subsections.

## Glossary

**Application software** within the software executed by *Device*, the part that ensures functionality of *End user's* application and integrates safety functions

**CCF** common cause failure

**CM** continuous mode

**Compliant item** any item subject to claim with respect to the clauses of IEC 61508 series of standards

**COTS** commercial off-the-shelf

**CoU** conditions of use

**CPU** central processing unit

**CRC** cyclic redundancy check

**DC** diagnostic coverage

**Device** depending on context, any single or all of the STM32F4 Series silicon products

**DMA** direct memory access

**DTI** diagnostic test interval

**ECM** engine control module

**ECU** electronic control unit

**End user** individual person or company who integrates *Device* in their application, such as an electronic control board

**EUC** equipment under control

**FIT** failure in time

**FMEA** failure mode effect analysis

**FMEDA** failure mode effect diagnostic analysis

**HD** high-demand

**HFT** hardware fault tolerance

**HW** hardware

**ITRS** international technology roadmap for semiconductors

**LD** low-demand

**MCU** microcontroller unit

**MPU** memory protection unit

**MTBF** mean time between failures

**MTTFd** mean time to dangerous failure

**PDS(SR)** safety-related power drive system

**PEc** programmable electronics - core

**PEd** programmable electronics - diagnostic

**PFD** probability of dangerous failure on demand

**PFH** probability of failure per hour

**PL** performance level

**PST** process safety time

**SFF** safe failure fraction

**SIL** safety integrity level

**SILCL** safety integrity level claim limit

**SRCF** safety-related control function

**SRECS** safety-related electrical control systems

**SRP/CS** safety-related parts of machinery control systems



## Contents

<b>1</b>	<b>About this document</b>	<b>2</b>
1.1	Purpose and scope	2
1.2	Normative references	2
1.3	Reference documents	3
<b>2</b>	<b>Device development process</b>	<b>4</b>
<b>3</b>	<b>Reference safety architecture</b>	<b>5</b>
3.1	Safety architecture introduction	5
3.2	Compliant item	5
3.2.1	Definition of Compliant item	5
3.2.2	Safety functions performed by Compliant item	5
3.2.3	Reference safety architectures - 1oo1	6
3.2.4	Reference safety architectures - 1oo2	7
3.3	Safety analysis assumptions	8
3.3.1	Safety requirement assumptions	8
3.4	Electrical specifications and environment limits	9
3.5	Systematic safety integrity	9
3.6	Hardware and software diagnostics	9
3.6.1	Arm® Cortex®-M4 CPU	10
3.6.2	System bus architecture	16
3.6.3	Embedded SRAM	17
3.6.4	Embedded Flash memory	21
3.6.5	Power controller (PWR)	24
3.6.6	Reset and clock controller (RCC)	27
3.6.7	General-purpose input/output (GPIO)	29
3.6.8	Debug system or peripheral control	31
3.6.9	System configuration controller (SYSCFG)	32
3.6.10	Direct memory access controller (DMA)	33
3.6.11	Extended interrupt and events controller (EXTI)	35
3.6.12	Cyclic redundancy-check calculation unit (CRC)	37
3.6.13	Flexible static memory controller (FSMC)	38

3.6.14	Quad-SPI interface (QUADSPI) .....	40
3.6.15	Analog-to-digital converter (ADC) .....	41
3.6.16	Digital-to-analog converter (DAC) .....	43
3.6.17	Digital camera interface (DCMI) .....	44
3.6.18	DSI Host (DSI) .....	45
3.6.19	HASH processor (HASH) .....	46
3.6.20	True random number generator (RNG) .....	47
3.6.21	Cryptographic processor (CRYP) .....	48
3.6.22	Advanced, general, and low-power timer (TIM1/2/3/4/5/8/9/10/11/12/13/14) .....	50
3.6.23	Basic timers (TIM6/7) .....	52
3.6.24	Real-time clock module (RTC) .....	53
3.6.25	Inter-integrated circuit (I2C) .....	55
3.6.26	Universal synchronous/asynchronous receiver/transmitter (USART1/2/3/4/5/6/7/8) .....	58
3.6.27	Serial peripheral interface (SPI) .....	60
3.6.28	Serial audio interface (SAI) .....	62
3.6.29	SD/SDIO/MMC card host interface (SDMMC) .....	64
3.6.30	Controller area network (bxCAN) .....	65
3.6.31	USB on-the-go full-speed (OTG_FS/OTG_HS) .....	67
3.6.32	Ethernet (ETH): media access control (MAC) with DMA controller .....	68
3.6.33	Part separation (no interference) .....	70
3.7	Conditions of use .....	71
<b>4</b>	<b>Safety results .....</b>	<b>77</b>
4.1	Random hardware failure safety results .....	77
4.1.1	Safety analysis result customization .....	77
4.1.2	General requirements for freedom from interferences (FFI) .....	78
4.1.3	Notes on multiple-fault scenario .....	79
4.2	Analysis of dependent failures .....	79
4.2.1	Power supply .....	79
4.2.2	Clock .....	79
4.2.3	DMA .....	80
4.2.4	Internal temperature .....	80
<b>5</b>	<b>List of evidences .....</b>	<b>81</b>

---

<b>6</b>	<b>Change impact analysis for other safety standards</b>	<b>.82</b>
6.1	ISO 13849-1:2015, ISO 13849-2:2012	82
6.1.1	ISO 13849 architectural categories	82
6.1.2	ISO 13849 safety metrics computation	83
6.2	IEC 62061:2005+AMD1:2012+AMD2:2015	84
6.2.1	IEC 62061 architectural categories	84
6.2.2	IEC 62061 safety metrics computation	84
6.3	IEC 61800-5-2:2016	85
6.3.1	IEC 61800 architectural categories	85
6.3.2	IEC 61800 safety metrics computation	85
	<b>Revision history</b>	<b>.86</b>
	<b>Glossary</b>	<b>.88</b>

## List of tables

<b>Table 1.</b>	Document sections versus IEC 61508-2 Annex D safety requirements	2
<b>Table 2.</b>	SS1 and SS2 safe state details	9
<b>Table 3.</b>	CPU_SM_0	10
<b>Table 4.</b>	CPU_SM_1	11
<b>Table 5.</b>	CPU_SM_2	12
<b>Table 6.</b>	CPU_SM_3	12
<b>Table 7.</b>	CPU_SM_4	13
<b>Table 8.</b>	CPU_SM_5	13
<b>Table 9.</b>	CPU_SM_6	14
<b>Table 10.</b>	CPU_SM_7	15
<b>Table 11.</b>	MPU_SM_0	15
<b>Table 12.</b>	MPU_SM_1	16
<b>Table 13.</b>	BUS_SM_0	16
<b>Table 14.</b>	BUS_SM_1	17
<b>Table 15.</b>	RAM_SM_0	17
<b>Table 16.</b>	RAM_SM_2	18
<b>Table 17.</b>	RAM_SM_3	18
<b>Table 18.</b>	RAM_SM_4	19
<b>Table 19.</b>	RAM_SM_5	20
<b>Table 20.</b>	RAM_SM_6	20
<b>Table 21.</b>	FLASH_SM_0	21
<b>Table 22.</b>	FLASH_SM_1	21
<b>Table 23.</b>	FLASH_SM_2	22
<b>Table 24.</b>	FLASH_SM_3	22
<b>Table 25.</b>	FLASH_SM_4	23
<b>Table 26.</b>	FLASH_SM_5	23
<b>Table 27.</b>	FLASH_SM_6	23
<b>Table 28.</b>	FLASH_SM_8	24
<b>Table 29.</b>	VSUP_SM_0	24
<b>Table 30.</b>	VSUP_SM_1	25
<b>Table 31.</b>	VSUP_SM_2	25
<b>Table 32.</b>	VSUP_SM_3	26
<b>Table 33.</b>	VSUP_SM_5	27
<b>Table 34.</b>	CLK_SM_0	27
<b>Table 35.</b>	CLK_SM_1	28
<b>Table 36.</b>	CLK_SM_2	28
<b>Table 37.</b>	CLK_SM_3	28
<b>Table 38.</b>	GPIO_SM_0	29
<b>Table 39.</b>	GPIO_SM_1	29
<b>Table 40.</b>	GPIO_SM_2	30
<b>Table 41.</b>	GPIO_SM_3	30
<b>Table 42.</b>	DBG_SM_0	31
<b>Table 43.</b>	LOCK_SM_0	31
<b>Table 44.</b>	SYSCFG_SM_0	32
<b>Table 45.</b>	DIAG_SM_0	32
<b>Table 46.</b>	DMA_SM_0	33
<b>Table 47.</b>	DMA_SM_1	33
<b>Table 48.</b>	DMA_SM_2	34
<b>Table 49.</b>	DMA_SM_3	34
<b>Table 50.</b>	DMA_SM_4	35
<b>Table 51.</b>	NVIC_SM_0	35
<b>Table 52.</b>	NVIC_SM_1	37

<b>Table 53.</b>	CRC_SM_0	37
<b>Table 54.</b>	FSMC_SM_0	38
<b>Table 55.</b>	FSMC_SM_1	38
<b>Table 56.</b>	FSMC_SM_2	39
<b>Table 57.</b>	FSMC_SM_3	39
<b>Table 58.</b>	QSPI_SM_0	40
<b>Table 59.</b>	QSPI_SM_1	40
<b>Table 60.</b>	QSPI_SM_2	41
<b>Table 61.</b>	ADC_SM_0	41
<b>Table 62.</b>	ADC_SM_1	41
<b>Table 63.</b>	ADC_SM_2	42
<b>Table 64.</b>	ADC_SM_3	43
<b>Table 65.</b>	ADC_SM_4	43
<b>Table 66.</b>	DAC_SM_0	43
<b>Table 67.</b>	DAC_SM_1	44
<b>Table 68.</b>	DCMI_SM_0	44
<b>Table 69.</b>	DCMI_SM_1	45
<b>Table 70.</b>	DSI_SM_0	45
<b>Table 71.</b>	DSI_SM_1	46
<b>Table 72.</b>	HASH_SM_0	46
<b>Table 73.</b>	HASH_SM_1	47
<b>Table 74.</b>	RNG_SM_0	47
<b>Table 75.</b>	RNG_SM_1	48
<b>Table 76.</b>	CRYP_SM_0	48
<b>Table 77.</b>	CRYP_SM_1	49
<b>Table 78.</b>	CRYP_SM_2	49
<b>Table 79.</b>	ATIM_SM_0	50
<b>Table 80.</b>	ATIM_SM_1	50
<b>Table 81.</b>	ATIM_SM_2	51
<b>Table 82.</b>	ATIM_SM_3	51
<b>Table 83.</b>	ATIM_SM_4	52
<b>Table 84.</b>	GTIM_SM_0	52
<b>Table 85.</b>	GTIM_SM_1	53
<b>Table 86.</b>	RTC_SM_0	53
<b>Table 87.</b>	RTC_SM_1	54
<b>Table 88.</b>	RTC_SM_2	54
<b>Table 89.</b>	RTC_SM_3	55
<b>Table 90.</b>	IIC_SM_0	55
<b>Table 91.</b>	IIC_SM_1	56
<b>Table 92.</b>	IIC_SM_2	56
<b>Table 93.</b>	IIC_SM_3	57
<b>Table 94.</b>	IIC_SM_4	57
<b>Table 95.</b>	UART_SM_0	58
<b>Table 96.</b>	UART_SM_1	58
<b>Table 97.</b>	UART_SM_2	59
<b>Table 98.</b>	UART_SM_3	59
<b>Table 99.</b>	SPI_SM_0	60
<b>Table 100.</b>	SPI_SM_1	60
<b>Table 101.</b>	SPI_SM_2	61
<b>Table 102.</b>	SPI_SM_3	61
<b>Table 103.</b>	SPI_SM_4	62
<b>Table 104.</b>	SAI_SM_0	62
<b>Table 105.</b>	SAI_SM_1	63
<b>Table 106.</b>	SAI_SM_2	63

Table 107.	SDIO_SM_0	64
Table 108.	SDIO_SM_1	64
Table 109.	SDIO_SM_2	64
Table 110.	CAN_SM_0	65
Table 111.	CAN_SM_1	65
Table 112.	CAN_SM_2	66
Table 113.	USB_SM_0	67
Table 114.	USB_SM_1	67
Table 115.	USB_SM_2	68
Table 116.	USB_SM_3	68
Table 117.	ETH_SM_0	68
Table 118.	ETH_SM_1	69
Table 119.	ETH_SM_2	69
Table 120.	FFI_SM_0	70
Table 121.	FFI_SM_1	70
Table 122.	List of safety mechanisms	71
Table 123.	Overall achievable safety integrity levels	77
Table 124.	List of general requirements for FFI	78
Table 125.	ISO 13849 architectural categories	83
Table 126.	IEC 62061 architectural categories	84
Table 127.	Document revision history	86

## List of figures

Figure 1.	STMicroelectronics product development process . . . . .	4
Figure 2.	STM32 as <i>Compliant item</i> . . . . .	5
Figure 3.	1oo1 reference architecture . . . . .	6
Figure 4.	1oo2 reference architecture . . . . .	7
Figure 5.	Allocation and target for STM32 <i>PST</i> . . . . .	8

### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics International NV and its affiliates (“ST”) reserve the right to make changes corrections, enhancements, modifications, and improvements to ST products and/or to this document any time without notice.

This document is provided solely for the purpose of obtaining general information relating to an ST product. Accordingly, you hereby agree to make use of this document solely for the purpose of obtaining general information relating to the ST product. You further acknowledge and agree that this document may not be used in or in connection with any legal or administrative proceeding in any court, arbitration, agency, commission or other tribunal or in connection with any action, cause of action, litigation, claim, allegation, demand or dispute of any kind. You further acknowledge and agree that this document shall not be construed as an admission, acknowledgment or evidence of any kind, including, without limitation, as to the liability, fault or responsibility whatsoever of ST or any of its affiliates, or as to the accuracy or validity of the information contained herein, or concerning any alleged product issue, failure, or defect. ST does not promise that this document is accurate or error free and specifically disclaims all warranties, express or implied, as to the accuracy of the information contained herein. Accordingly, you agree that in no event will ST or its affiliates be liable to you for any direct, indirect, consequential, exemplary, incidental, punitive, or other damages, including lost profits, arising from or relating to your reliance upon or use of this document.

Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment, including, without limitation, the warranty provisions thereunder.

In that respect please note that ST products are not designed for use in some specific applications or environments described in above mentioned terms and conditions.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

Information furnished is believed to be accurate and reliable. However, ST assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved