








Title		
<b>STEVAL-IME008V1 STMicroelectronics</b>		
Size	Document Number	Rev
Custom	STHV749 Demonstration Board	1.03
Date:	Monday, August 25, 2014	Sheet 1 of 9



Title		
STEVAL-IME008V1 STMicroelectronics		
Size A	Document Number STHV749 Demonstration Board	Rev 1.03
Date:	Monday, August 25, 2014	Sheet 2 of 9





XC6SLX16-2CSG324C



Jumper J5 is used to control I/O pullups during FPGA configuration.  
 Open (default) to float I/O output during FPGA configuration.  
 Set jumper 1:2 to enable I/O pullups during FPGA configuration.


C16 and C17 Details:  
 TDK (C2012X7R1A106K) - DIGIKEY (445-6857-2-ND)  
 Dimension 0805 - EIA 2012




Jumpers J35, J36 and J37 are used to set dataout output state.  
 Configure J35 and J36 to setup outputs idle state as follows:  
 00 - (J35 and J36 open) --> High-Z (default)  
 01 - (J35 closed and J36 open) --> Clamp/HVR\_SW  
 11 - (J35 and J36 closed) --> High-Z  
 10 - (J35 open and J36 closed) --> Clamp  
 Open J37 (default) to connect FPGA outputs  
 Close J37 to disconnect outputs (High-Z)

Title		
STEVAL-IME008V1 STMicroelectronics		
Size	Document Number	Rev
B	STHV749 Demonstration Board	1.03
Date:	Monday, August 25, 2014	Sheet 3 of 9


### 66MHZ EXTERNAL OSCILLATOR




### PERIPHERAL MODULE (PMOD)



### PUSHBUTTONS



### CTRL LED



U4B

#### FPGA - Bank 1


IO_1_L01N_A24_VREF	F16	FPGA PMOD1 P2
IO_1_L01P_A25	F15	FPGA PMOD1 P1
IO_1_L29N_A22_M1A14	C18	FPGA PMOD1 P4
IO_1_L29P_A23_M1A13	C17	FPGA PMOD1 P3
IO_1_L30N_A20_M1A11	G14	FPGA PMOD1 P8
IO_1_L30P_A21_M1RESET	F14	FPGA PMOD1 P7
IO_1_L31N_A18_M1A12	D18	FPGA PMOD1 P10
IO_1_L31P_A19_M1CCKE	D17	FPGA PMOD1 P9
IO_1_L32N_A16_M1A9	G13	FPGA PMOD2 P2
IO_1_L32P_A17_M1A8	H12	FPGA PMOD2 P1
IO_1_L33N_A14_M1A4	E18	FPGA PMOD2 P4
IO_1_L33P_A15_M1A10	E16	FPGA PMOD2 P3
IO_1_L34N_A12_M1BA2	K13	FPGA PMOD2 P8
IO_1_L34P_A13_M1WE	K12	FPGA PMOD2 P7
IO_1_L35N_A10_M1A2	F18	FPGA PMOD2 P10
IO_1_L35P_A11_M1A7	F17	FPGA PMOD2 P9
IO_1_L36N_A8_M1BA1	H14	
IO_1_L36P_A9_M1BA0	H13	
IO_1_L37N_A6_M1A1	H16	
IO_1_L37P_A7_M1A0	H15	
IO_1_L38N_A4_M1CLKN	G18	
IO_1_L38P_A5_M1CLK	G16	
IO_1_L39N_M1ODT1	K14	CTRL_LED1
IO_1_L39P_M1A3	J13	CTRL_LED0
IO_1_L40N_GCLK10_M1A6	L13	SEL_PROG_PB
IO_1_L40P_GCLK11_M1A5	L12	FPGA_CLK_66MHZ
IO_1_L41N_GCLK8_M1CASN	K16	START_PB
IO_1_L41P_GCLK9_IRDY1_M1RASN	L16	STOP_PB
IO_1_L42N_GCLK6_TRDY1_M1LDM	L15	
IO_1_L42P_GCLK7_M1UDM	H18	FPGA_RESET
IO_1_L43N_GCLK4_M1DQ5	H17	
IO_1_L43P_GCLK5_M1DQ4	J18	FPGA_USER_IO_0
IO_1_L44N_A2_M1DQ7	J16	FPGA_USER_IO_1
IO_1_L44P_A3_M1DQ6	K18	FPGA_USER_IO_2
IO_1_L45N_A0_M1LDQSN	K17	FPGA_USER_IO_3
IO_1_L45P_A1_M1LDQS	L18	FPGA_USER_IO_4
IO_1_L46N_FOE_B_M1DQ3	L17	FPGA_USER_IO_5
IO_1_L46P_FCS_B_M1DQ2	M18	FPGA_USER_IO_6
IO_1_L47N_LDC_M1DQ1	M16	FPGA_USER_IO_7
IO_1_L47P_FWE_B_M1DQ0	N18	FPGA_USER_IO_8
IO_1_L48N_M1DQ9	N17	FPGA_USER_IO_9
IO_1_L48P_HDC_M1DQ8	P18	FPGA_USER_IO_10
IO_1_L49N_M1DQ11	P17	FPGA_USER_IO_11
IO_1_L49P_M1DQ10	N16	FPGA_USER_IO_12
IO_1_L50N_M1UDQSN	N15	FPGA_USER_IO_13
IO_1_L50P_M1UDQS	T18	FPGA_USER_IO_14
IO_1_L51N_M1DQ13	T17	FPGA_USER_IO_15
IO_1_L51P_M1DQ12	U18	CTRL_LED3
IO_1_L52N_M1DQ15	U17	CTRL_LED2
IO_1_L52P_M1DQ14	N14	
IO_1_L53N_VREF	M14	
IO_1_L53P	M13	
IO_1_L61N	L14	
IO_1_L61P	P16	FPGA_DOUT_BUSY
IO_1_L74N_DOUT_BUSY	P15	FPGA_AWAKE
IO_1_L74P_AWAKE		FPGA_MCU_AWAKE

XC6SLX16-2CSG324C


Two right-angle, 12-pin (2 x 6 female) Peripheral Module (PMOD) headers (J8, J9) are interfaced to the FPGA, with each header providing 3.3 V power, ground, and eight I/O's. These headers may be utilized as general-purpose I/Os or may be used to interface to PMODs. J6 and J8 are placed in close proximity (0.9" -centers) on the PCB in order to support dual PMODs.

Title		STEVAl-IME008V1 STMicroelectronics	
Size	Document Number	STHV749 Demonstration Board	
B			
Date:	Monday, August 25, 2014	Sheet	4 of 9



### FPGA CONFIGURATION



### PROGRAM SELECTOR LEDS



### SPI FLASH CTRL SIGNALS



XC6SLX16-2CSG324C

Title		
STEVAL-IME008V1 STMicroelectronics		
Size	Document Number	Rev
B	STHV749 Demonstration Board	1.03
Date:	Monday, August 25, 2014	Sheet 5 of 9

U4D

FPGA - Bank 3

- IO\_3\_L01N\_VREF
- IO\_3\_L01P
- IO\_3\_L02N
- IO\_3\_L02P
- IO\_3\_L31N\_VREF
- IO\_3\_L31P
- IO\_3\_L32N\_M3DQ15
- IO\_3\_L32P\_M3DQ14
- IO\_3\_L33N\_M3DQ13
- IO\_3\_L33P\_M3DQ12
- IO\_3\_L34N\_M3UDQSN
- IO\_3\_L34P\_M3UDQS
- IO\_3\_L35N\_M3DQ11
- IO\_3\_L35P\_M3DQ10
- IO\_3\_L36N\_M3DQ9
- IO\_3\_L36P\_M3DQ8
- IO\_3\_L37N\_M3DQ1
- IO\_3\_L37P\_M3DQ0
- IO\_3\_L38N\_M3DQ3
- IO\_3\_L38P\_M3DQ2
- IO\_3\_L39N\_M3LDQSN
- IO\_3\_L39P\_M3LDQS
- IO\_3\_L40N\_M3DQ7
- IO\_3\_L40P\_M3DQ6
- IO\_3\_L41N\_GCLK26\_M3DQ5
- IO\_3\_L41P\_GCLK27\_M3DQ4
- IO\_3\_L42N\_GCLK24\_M3LDM
- IO\_3\_L42P\_GCLK25\_TRDY2\_M3UDM
- IO\_3\_L43N\_GCLK22\_IRDY2\_M3CASN
- IO\_3\_L43P\_GCLK23\_M3RASN
- IO\_3\_L44N\_GCLK20\_M3A6
- IO\_3\_L44P\_GCLK21\_M3A5
- IO\_3\_L45N\_M3ODT
- IO\_3\_L45P\_M3A3
- IO\_3\_L46N\_M3CLKN
- IO\_3\_L46P\_M3CLK
- IO\_3\_L47N\_M3A1
- IO\_3\_L47P\_M3A0
- IO\_3\_L48N\_M3BA1
- IO\_3\_L48P\_M3BA0
- IO\_3\_L49N\_M3A2
- IO\_3\_L49P\_M3A7
- IO\_3\_L50N\_M3BA2
- IO\_3\_L50P\_M3WE
- IO\_3\_L51N\_M3A4
- IO\_3\_L51P\_M3A10
- IO\_3\_L52N\_M3A9
- IO\_3\_L52P\_M3A8
- IO\_3\_L53N\_M3A12
- IO\_3\_L53P\_M3CKE
- IO\_3\_L54N\_M3A11
- IO\_3\_L54P\_M3RESET
- IO\_3\_L55N\_M3A14
- IO\_3\_L55P\_M3A13
- IO\_3\_L83N\_VREF
- IO\_3\_L83P


- N9
- N4
- P3
- P4
- M5
- L6
- U1
- U2
- T1
- T2
- P1
- P2
- N1
- N2
- M1
- M3
- L1
- L2
- K1
- K2
- L3
- L4
- J1
- J3
- H1
- H2
- K3
- K4
- K5
- L5
- H3
- H4
- K6
- L7
- G1
- G3
- J6
- J7
- F1
- F2
- H5
- H6
- E1
- E3
- F3
- F4
- D1
- D2
- G6
- H7
- D3
- E4
- F5
- F6
- C1
- C2

FPGA BANK 3 NOT USED


XC6SLX16-2CSG324C

Title		
STEVAL-IME008V1 STMicroelectronics		
Size	Document Number	Rev
B	STHV749 Demonstration Board	1.03
Date:	Monday, August 25, 2014	Sheet 6 of 9


### FPGA JTAG




### SUSPEND & CMPCS\_B




### PROGRAM\_B



### DONE



+VFPGA\_IO\_3V3  
+VFPGA\_CORE\_1V2




C35, C40, C51, C58, C66 Details  
Murata (GRM31CR60J107ME39L) - Digikey (490-4539-1-ND)  
Dimension 1206 - EIA 3216

C36, C37, C38, C41, C42, C52, C53, C59, C60, C67, C68 Details  
Murata (GRM31CR60J107ME39L) - Digikey (490-4539-1-ND)  
Dimension 1206 - EIA 3216

C36, C37, C38, C41, C42, C52, C53, C59, C60, C67, C68 Details  
Murata (GRM31CR60J107ME39L) - Digikey (490-4539-1-ND)  
Dimension 1206 - EIA 3216

C36, C37, C38, C41, C42, C52, C53, C59, C60, C67, C68 Details  
Murata (GRM31CR60J107ME39L) - Digikey (490-4539-1-ND)  
Dimension 1206 - EIA 3216

Title		
STEVAl-IME008V1 STMicroelectronics		
Size	Document Number	Rev
B	STHV749 Demonstration Board	1.03
Date:	Monday, August 25, 2014	Sheet 7 of 9



D1, D2, D3 ,D4, D5, D6, D7, D8  
diode DFLS1200 rs-code 708-2324

J16, J17, J22, J23, J25, J26, J29 and J30 Details  
Tyco Electronics (1-1337482-0) - RS (420-5401)


C77, C80, C111, C112 Details  
DigiKey (490-1462-2-ND) Murata (GRM188R72A271KA01D)

J16, J17, J22, J23, J25, J26, J29 and J30 Details  
Tyco Electronics (1-1337482-0) - RS (420-5401)



Title		
STEVAL-IME008V1 STMmicroelectronics		
Size	Document Number	Rev
A3	STEVAL-IME008V1 Demonstration Board	1.03
Date:	Monday, August 25, 2014	Sheet 8 of 9




### SPI FLASH



### MCU




### OSCILLATOR



C123 Details:  
Digikey (445-4998-2-ND) - TDK (C1005X5R0J105K)  
Package 0402


### OPTIONAL FPGA I/O




### OPTIONAL FPGA CONFIGURATION SIGNALS




### JTAG/SWD



### DOWNLOAD



### FLASH READY



Title		
STEVAl-IME008V1 STMicroelectronics		
Size	Document Number	Rev
B	STHV749 Demonstration Board	1.03
Date:	Monday, August 25, 2014	Sheet 9 of 9