


Hello, and welcome to this presentation of the STM32WB's reset and clock control.

### Overview 2





- The Reset and Clock Controller (RCC) manages:
  - The generation of all the clocks,
    - · CPU1, CPU2 and radio sub-system
    - PLLs, RC oscillators, and crystal oscillators...
  - The gating of all the clocks,
  - The control of all the system and peripheral resets.

### Application benefits

- High flexibility in choice of clock sources to meet consumption and accuracy requirements
- Independent clock control for CPU1, CPU2 and Radio sub-systems
- Safe and flexible reset management

The reset and clock controller manages the various reset mechanisms and the generation of the system and peripheral clocks.

STM32WB microcontrollers embed 5 internal oscillators, 2 oscillators for an external crystal or resonator, and 2 phaselocked loops (PLL).

Many peripherals have their own kernel clock, independent of the system clock.

The RCC provides high flexibility in the choice of clock sources, which allows the system designer to meet both power consumption and accuracy requirements.

The numerous independent peripheral clocks allow a designer to adjust the system power consumption without impacting the communication baud rates, and also to keep certain peripherals active in low-power mode.

## Reset key features 3

### Safe and flexible reset management without external components

- The RCC generates several types of resets:
  - Power-on reset (rst\_por)
  - System reset (nreset)
  - Local peripheral resets (peripheral\_rst)
  - Backup domain reset (rst\_vsw)



Safe and flexible reset management without any need for external components reduces application costs. The RCC manages several types of resets: the power reset, the system reset, the local resets, and the backup domain reset.

# System reset sources (NRST)

4

No external components are needed due to internal filter and power monitoring

System reset sources can reset external components

- System reset sources:
  - Power-on reset (rst\_por)
  - · Brown-out reset (also used when exit from Shutdown)
  - Low level on the NRST pin (external reset)
  - · WWDG timeout event
  - · IWDG timeout event
  - A software-generated reset (SYSRESETREQ)
  - Low-power mode (Stop, Standby, Shutdown) security reset (rst\_lpwr)
  - · Option-loading reset (rst obl)
  - · Exit from Standby



Thanks to the voltages monitoring feature included into the power block (PWR), the filters embedded in the NRST pad, and the RCC reset controller, the amount of external components is reduced to a single external capacitor connected to the NRST pin.

The first type of reset is the system reset, which resets all the registers except certain registers for the Reset and Clock Controller and Power Controller. It also does not reset the Backup domain.

- Many sources can generate a system reset:
- An invalid voltage on the VDD or VFBSMPS supply (see PWR block for details),
- An invalid voltage on VDD due to brown-out function. The brown-out function allows the user to choose its own threshold levels for the VDD supply (see PWR block for details),
- An exit from Standby or Shutdown mode

- A low-level on the NRST pad
- A timeout from the independent watchdog
- A timeout from the window watchdog
- Software reset request initiated by the Cortex M4 or Cortex M0+ core
- A low-power-mode security reset (which is generated when Stop, Standby or Shutdown mode is entered but is prohibited by the option byte configuration).

Note as well that the system reset (except when generated by a standby reset) asserts the NRST pad, allowing the reset of external components when a system reset occurs. The reset source flag can be found in the Reset and Clock Controller status register.

### Reset coverage

- The Power-on reset resets all the logic located in VDD and VCORE domains.
   Back-up domain logic is not affected.
- The System reset resets all registers except certain RCC registers, PWR registers, and the Backup domain. (retained in Standby mode)
- The Backup domain reset resets Backup domain RTC registers, Backup registers, and the RCC BDCR register.
- Peripherals resets reset the PERxRST bits in RCC registers for the associated peripheral.
- The RCC offers flags in order to identify the system reset source.



The power-on reset is the reset having the largest coverage. The power-on reset, resets all the logic located in the VDD and VFBSMPS domains except those in the Backup domain powered by VBAT which contains the RTC and the external low-speed oscillator.

Note that the power-on reset also triggers the system reset, so the NRST pad is asserted during power-on reset.

The system reset resets most of the logic located in VDD domain except some resources located into the RCC and the PWR blocks. The backup domain is not affected by this reset.

The backup domain reset, resets the backup domain powered by VBAT which contains the RTC and the external low-speed oscillator.

In addition, most peripherals have individual local reset control bits.

### Choice of clock sources for low-power, accuracy, and performance

- Five internal clock sources
  - High-speed internal 16 MHz RC oscillator (HSI)
  - Accurate internal 48 MHz RC oscillator (HSI48)
  - Low-power internal 100 kHz to 48 MHz RC oscillator (MSI)
  - Low-speed low-power internal 32 kHz RC oscillator (LSI1)
  - Low-speed low-drift internal ~32 kHz RC oscillator (LSI2)
- Two external oscillators
  - · High-speed external 32 MHz oscillator (HSE) with clock security system and capacitor tuning, optimized for RF performances.
  - · Low-speed external 32.768 kHz oscillator (LSE) with clock security system



Two PLLs, each with three independent outputs

The RCC offers a large choice of clock sources, which can be selected depending on low-power, accuracy, and performance requirements.

STM32WB microcontrollers embed 5 internal RC oscillators: a high-speed internal RC oscillator (HSI) which can work at 16 MHz.

a low-power internal RC oscillator (MSI), working at 100 kHz to 48 MHz.

an accurate RC oscillator (HSI48), working at 48 MHz,

a low-speed low power internal 32 kHz RC oscillator (LSI1).

a low-speed low-drift internal ~32 kHz RC oscillator (LSI2).

STM32WB microcontrollers embed 2 oscillators for use with an external crystal or resonator:

a high-speed external 32 MHz oscillator (HSE) with a clock security system and

a low-speed external 32.768 kHz oscillator (LSE) also with a clock security system.

STM32WB microcontrollers also embed 2 phase-locked


loops, each with three independent outputs for clocking the CPUs and different peripherals at different frequencies.

# High-Speed Internal (HSI) clock



### 1% accuracy, high-speed, and fast wakeup time

- 16 MHz, factory- and user-trimmed
- HSI can be selected as
  - · Wakeup clock from Stop mode
  - Backup clock for Clock Security System (CSS)
- Used as system clock when exiting Standby mode
- Can be automatically started when exiting Stop mode.
- Can remain activated during Stop mode, to avoid the start-up penalty.
- Can be used as a kernel clock by peripherals.
- Application trimming with HSE using bits MCO and TIM17.



**Values** 

**Parameters** 



The high-speed internal oscillator (HSI) is a 16 MHz RC oscillator which provides 1% accuracy and fast wakeup times. The HSI is trimmed during production testing, and can also be user-trimmed.

The HSI can be selected as clock at wakeup from system stop, and as the backup clock if an HSE failure is detected by the Clock Security System.

The HSI is selected as system clock at wakeup from Standby mode.

The HSI can remain powered when the system goes to Stop mode in order to speed up the wakeup time, and use as kernel clock by peripherals in Stop mode.

Some peripherals such as the I2Cs, USART/LPUART and LPTIMs can select the HSI as kernel clock.

The HSI frequency can be trimmed versus HSE by using the MCO and TIM17 bits in Capture mode.

#### Low-power and fast wakeup time

Parameters	Values	
Accuracy (typ.)	Over-temperature and supply voltage: ± 3 %	
Start-up time	2.5 to 10 µs (typ.) (depending on selected frequency)	
Consumption (typ.)	0.6 to 155 µA (typ.) (depending on selected frequency)	

- 100 kHz to 48 MHz, factory- and user-trimmed
- MSI can be selected as
  - Wakeup clock from Stop mode
  - Backup clock for Clock Security System (CSS)
- Used as system clock after reset.
- The USB can select the MSI as kernel clock.
- Application trimming with HSE using bits TIM17



The low-power internal oscillator (MSI) is a multi-frequency RC oscillator in the 100 kHz to 48 MHz range which provides 3% accuracy and fast wakeup times. The MSI is trimmed during production testing, and can also be user-trimmed. The MSI can be selected as clock at wakeup from system stop.

The MSI is selected as system clock after reset.

Some peripherals such as the USB can use the MSI as kernel clock.

The MSI frequency can be trimmed versus HSE by using the TIM17 bits in Capture mode.

# 48 MHz Internal (HSI48) clock

### USB and True RNG peripheral kernel clock

Parameters	Values	
Accuracy (typ.)	Over-temperature and supply voltage: ± 3.5 %	
Start-up time	6 μs (typ.)	
Consumption (typ.)	380 μA (typ.)	

- 48 MHz, factory-trimmed and user-trimmed by **CRS** 
  - 0.1% accuracy with CRS trimming
- The USB can select the HSI48 as kernel clock.
- The True RNG can select the HSI48 as kernel. clock.
- Application trimming with HSE using bits MCO and TIM17.



The 48 MHz internal oscillator (HSI48) is a 48 MHz RC oscillator which provides 3.5% accuracy and fast wakeup times. The HSI48 is trimmed during production testing, and can also be user-trimmed by using the Clock Recovery System.

The HSI48 can be selected as clock for the USB and True Random Number Generator kernel clock.

The HSI 48 frequency can be trimmed versus HSE by using the MCO and TIM17 bits in Capture mode.

### Safe crystal system clock

#### Features

- External crystal resonator (32 MHz)
- Capacitor trimming bank (no external cap)
- Low-noise, high-performance clock for RF performance
- Clock Security System (CSS)
  - · Automatic detection of HSE failure with
    - Non-maskable interrupt generation
    - Break input to TIM1/TIM16/TIM17 => critical applications such as motor control can be put in a safe state.
  - Backup clock is HSI or MSI => application software does not stop in case of crystal failure.
- Automatically managed by the radio system

Parameters	Values	
Start-up time	Depends on selected crystal	
Consumption (typ.)	50 mA (typ.)	



The high-speed external oscillator (HSE) provides a safe crystal system clock.

The HSE supports a 32 MHz external crystal resonator. The frequency can be tuned to the required few 1/10 of ppm using on-chip capacitor trimming. Bias and current control tuning is also possible.

A clock security system allows an automatic detection of HSE failure. In this case a Non-Maskable Interrupt is generated, and a break input can be sent to timers in order to put critical applications such as motor control in a safe state. When an HSE failure is detected, the system clock is automatically switched to HSI or MSI, so the application software does not stop in case of crystal failure.

The use of the high-speed external oscillator clock is mandatory when the radio is active. The high-speed external oscillator will automatically be managed in line with the radio activity.

# Low-Speed Internal (LSI) clock \_\_\_\_\_

#### internal 32 kHz clock

- The LSI can be selected to come from:
  - The ultra-low-power LSI1 (available in all modes except Shutdown and VBAT)
    - can be used for RTC, LCD, LPTIMs, and IWDG. (Must not be used for the radio system)
  - The low-drift LSI2 (available in all modes except Shutdown and VBAT)
    - can be used for the Radio system, RTC, LCD, LPTIMs, and IWDG.
    - Must be used whenever the radio is used (if not using LSE).
  - Application trimming with HSE using bits TIM16.

	LSI1 32 kHz	LSI2 32 kHz	
	Initial: ± 1.6 %	Initial: 22 to 44 kHz	
Accuracy (typ.)	Over-temperature: ± 1.5 %	Over-temperature and supply: 125 ppm/°C	
	Over VDD: +0.1 / -0.2%		
Consumption (typ.)	110 nA	500 nA	



STM32WB microcontrollers embed two LSI oscillators. An ultra-low-power 32 kHz RC oscillator named LSI1, and a low-drift 33 kHz RC oscillator named LSI2. Both are available in all modes except Shutdown and VBAT. One of the two low frequency RC oscillators can be selected as internal LSI clock.

The LSI can be used to clock the RTC, LCD, low-power timers, and the independent watchdog. Only the LSI2 can be selected for use by the radio system.

The accuracy of the LSI1 is plus or minus 1.6%, plus 1.5% over temperature and plus 0.2% over voltage. The LSI1 consumption is typically 110 nA.

The initial frequency of the LSI2 is between 22 and 44 kHz, with a stability of 125 parts per million per Celcius degree over temperature and voltage. The LSI2 typically consumes 500 nA.

The LSI frequency can be trimmed versus HSE by using the TIM16 bits in Capture mode.

## Low-Speed External (LSE) clock 12

### 32.768 kHz configurable for low-power or high-drive Available in all power modes and in VBAT mode

- The LSE can be used with external quartz or resonator, or with external clock source in Bypass mode.
- Clock Security System on LSE: Available in all modes except VBAT.
- The LSE can be used for Radio system, RTC, LCD, LPTIMs, USART, and LPUART. (mandatory in BLE master applications)

Mode	Maximum critical crystal gm (µA/V)	Consumption (nA)
Ultra-low power	0.5	250
Medium-low driving	0.75	315
Medium-high driving	1.7	500
High driving	2.7	630




The 32.768 kHz low-speed external oscillator (LSE) can be used with an external quartz or resonator, or with an external clock source in Bypass mode. The oscillator driving capability is programmable. Four modes are available, from Ultra-low-power mode with a consumption of only 250 nA, to High-driving mode.

A clock security system monitors failure of the LSE oscillator. In case of failure, the application can switch from the RTC clock to the selected LSI clock.

The clock security system is functional in all modes except VBAT. It is also functional under reset.

The LSE can be used to clock the radio system, the RTC, the LCD, the low-power timers, the USART, and low-power **UART** peripherals.



The system clock can be derived from the HSI, MSI, HSE or the PLLRCLK output of the PLL system.

The switch used to select the system clock is dynamic, meaning that it is possible to change the frequency on-the-fly according to application performance needs.

The Cortex-M4 core, Cortex-M0+ radio system and the Flash memory have their independent clock dividers allowing to run each of them on different frequencies. It is recommended to run the Flash memory on the HCLK shared at least at the same speed as the highest frequency selected for the Cortex-M4 and Cortex-M0+ cores.

In addition, all the pre-scalers presented in the figure are dynamic, so they can be changed on-the-fly as well, making the frequency scaling operation very simple.

#### Power optimization for lower frequencies

- When running at lower frequencies, additional power can be saved by changing the operating range.
  - Range 1
    - Max. Cortex-M4 frequency = 64 MHz
    - Max. Cortex-M0+ frequency = 32 MHz
    - Max. PLL VCO frequency = 344 MHz
    - Max. MSI frequency = 48 MHz
  - LPRun
    - Max. Cortex-M4 frequency = 2 MHz
    - Max. Cortex-M0+ frequency = 2 MHz
    - · PLL disabled
    - Max. MSI frequency = 2 MHz

- Range 2
  - Max. Cortex-M4 frequency = 16 MHz
  - Max. Cortex-M0+ frequency = 16 MHz
  - Max. PLL VCO frequency = 128 MHz
  - Max. MSI frequency = 24 MHz

Not compatible with RF operation



BLE operation requires at least 16 MHz on HCLK2.

To optimize power consumption at lower frequencies the operating range can be changed or Low-power Run mode can be selected.

In Range 1, the clocks of the Cortex-M4 (HCLK) and Shared bus (HCLKS) must not exceed 64 MHz, and the Cortex-M0+ clock must not exceed 32 MHz.

In Range 2, the clocks of the Cortex-M4 (HCLK), Shared bus (HCLKS), and the Cortex-M0+ must not exceed 16 MHz. In Low-power Run mode, the clocks of the Cortex-M4 (HCLK), Shared bus (HCLKS), and the Cortex-M0+ must not exceed 2 MHz.

BLE operation requires a HCLK2 clock frequency of at least 16 MHz and is not allowed in Low-power Run mode.

### Wide input range, accurate output frequency

- Two integer PLLs:
- PLLSYS
  - · 1 output option for SAI
  - 1 output option for USB
  - 1 dedicated output for system clock
- PLLSAI
  - 1 output option for SAI and ADC
  - 1 output option for ADC
  - 1 output option for USB

#### PLL clocks:

- A single unique source HSE, HSI or MSI with pre-divider
- Wide input frequency range
  - 4 to 16 MHz
- Wide VCO output frequency range
  - 64 to 128 MHz in Range 2
  - 64 to 344 MHz in Range 1
- 2 outputs per PLL (R & Q)
  - · With post-divider range from 2 to 8 MHz
- 1 output per PLL (P)
  - With post-divider range from 2 to 32 MHz



The PLLs embedded into the STM32WB microcontroller provides a flexible way to generate the required frequency for the system or peripheral clocks.

They offer a wide input frequency range from 4 to 16 MHz. The PLLs share the same clock source: HSE, HSI or MSI which can be pre-divided.

The PLL VCO has a wide frequency range from 64 to a maximum of 344 MHz in Range 1 and a maximum of 128 MHz in Range 2.

Both PLLs provide 3 different output clocks which are all derived from the PLL VCO frequency via post-dividers (/P, /Q and /R).

The PLLSYS is used to generate the system clock and SAI and USB kernel clocks.

The PLLSAI is dedicated to generating kernel clocks for the SAI, ADC and USB peripherals.

#### Clock outputs 16 Two clock outputs: · MCO available in Run and Stop modes HSI, MSI, HSE, HSI48, PLLSYSCLK, SYSCLK, LSI1, LSI2, or LSE · LSCO available in Run, Stop and Standby modes · LSI (LSI1 or LSI2), or LSE HSI MSI LSI1 **HSE** LSI HSI48 MCO (PA8) LSI2 **PLLSYSCLK** LSCO (PA2) SYSCLK LSE LSI1 LSI2 LSE

The Multi-Clock Output is available on GPIO pin PA8 in Run and Stop modes and can select various high- and low-speed clocks.

A Low-Speed Clock Output is available on GPIO pin PA2 in Run, Stop and Standby modes and can select various lowspeed clocks.

#### Peripheral interface clock independent from peripheral bus clock

- Some peripherals feature an independent interface kernel clock
  - USB, TrueRNG, SAI, ADC, I2C, USART, LPUART, and LPTIM
    - · The bus clock allows access to peripheral registers
    - The kernel clock is used to handle the interface function
- Both the peripheral bus clock and kernel clock are gated with the RCC peripheral clock enable bits xxxEN and xxxSMEN.

xxxEN	XXXSMEN	bus clock	kernel clock
0	Х	Stopped	
1	0	Active in Run mode, stopped in Sleep and Stop modes	
1	1	Active in Run and Sleep modes, stopped in Stop mode	Active in Run, Sleep and Stop modes

Some peripherals are able to operate on its kernel clock in Stop mode





Some peripherals have a separate clock for the processor bus interface and the specific peripheral interface function. The bus clock is used to access the peripheral registers, whereas the kernel clock is used for the specific peripheral interface function.

Having a separate bus clock and kernel clock allows the application to change the interconnect and processor working frequency without affecting the peripheral operation. For example, the USART kernel clock is used to generate the baud rate for the serial interface communication, and the bus clock for the register interface.

The enabling of both the peripheral bus clock and kernel clock is controlled by the Reset and Clock Controller's peripheral enable and sleep mode enable bits. When both bits are set to one, the peripheral is able operate and transfer data in Sleep mode. When HSI, LSI, or LSE is selected as the kernel clock, the peripheral is able to operate and wake up the system from Stop mode. In Stop mode, the

peripheral is not able to transfer data on the bus matrix, for example to memory. Refer to the specific peripheral training slides for more information.

The USART and I2C1 are only available in Stop 0 and Stop 1 modes.

# Clock gating (1) 18

- The CPU, bus matrix and peripheral clocks are gated depending on the:
  - CPU operating mode (CRun, CSleep, or CStop)
  - · Peripheral allocation per CPU
  - · Peripheral Sleep mode enable per CPU
- The RCC\_busENR.xxxEN and RCC\_C2busENR.xxxEN bits:
  - · Used to allocate a peripheral to a CPU.
  - The peripheral operating modes will follow the CPU mode where it is allocated to.
  - · Peripherals may be assigned to both CPUs.
- The RCC\_bus\_SMENR.xxxEN and RCC\_C2busSMENR.xxxEN bits:
  - · Used to keep the peripheral in operation when the CPU is in CSleep mode.



CPU, bus matrix and peripheral clocks are gated according to the CPU operating mode, the peripheral allocation and the peripheral sleep mode enable bit. A peripheral is allocated to a CPU when the Reset and Clock Controller peripheral enable bit belonging to the CPU is set. The peripheral and the associated bus matrix is clocked whenever the CPU is in CRun mode. Before accessing a peripheral, it must be enabled by the CPU. When both CPUs need to access a peripheral, they must both enable the peripheral by the Reset and Clock Controller peripheral enable bits belonging to the CPUs.

# Clock gating (2)

#### The CPU

- · Clocked when the CPU is in CRun mode
- · Stopped when the CPU is in CSleep or CStop mode

#### Peripherals

- · Clocked when allocated to a CPU in CRun mode
- Clocked when allocated and enabled for Sleep mode operation to a CPU in CSleep mode.
- · Stopped when not allocated or the allocated CPU is in Cstop mode
- Stopped when allocated and not enabled for Sleep mode operation and the CPU is in CSleep

#### Bus matrix


- · Clocked when a CPU or Peripheral on the bus matrix is clocked
- · Stopped when a CPU and all peripherals on the bus matrix are stopped.



A CPU is only clocked when in CRun mode.

Only allocated peripherals are clocked when the CPU is in CRun, or when the CPU is in CSleep when the peripheral sleep mode operation is enabled.

A bus matrix will be clock when a CPU or peripheral on the bus matrix is clocked.



It is important to notice that the Reset and Clock Controller offers two register sets, allowing each processor to allocate (enable) peripherals. A peripheral and the associated bus matrix will only be clocked when allocated by a CPU and the CPU is in CRun mode, or in CSleep mode when the CPU peripheral sleep mode enable bit for this peripheral is also set.

Depending on the peripheral function, peripherals have a different behavior.

Peripherals needed for the system to operate don't have enable bits, and are all time-allocated to both CPUs.

The SRAM1 and Quad SPI are dedicated to the CPU1 and can't be allocated by the CPU2.

The radio peripherals can only be allocated by CPU2.

All other peripherals can be allocated by both CPUs.

Before accessing a peripheral the CPU must allocate it. If a peripheral is shared by both CPUs, it must be allocated by both processors; it is up to the application to avoid peripheral

access conflicts. A Hardware Semaphore IP exists to help manage accessing shared peripherals.

The peripheral allocation allows to dynamically configure a CPU sub-system, and have only the peripherals used by the CPU being clocked. The CPU, plus the peripherals allocated by this CPU, and the associated bus matrixes are considered by the Reset and Clock Controller as a CPU sub-system. To give a simple example, when the CPU1 is active in Run mode, the system peripherals, the CPU1 peripherals and any allocated peripheral will run as well, including the shared bus matrix and the CPU1 bus matrix.

The Radio system has its own sub-system which consists of the BLE and IEEE 802.15.4 RF modules, the system peripherals and both the shared bus matrix and radio bus matrix. This allows the radio system to transfer data to SRAM2.

#### Sub-system states

- in CRun or CSleep mode, its bus matrix and peripherals are clocked.
- in CStop mode, its bus matrix and peripherals bus clock are stopped.

#### System states

- Is in Run mode when at least one sub-system is in CRun or CSleep mode.
- Is in Stop, Standby or Shutdown mode when all sub-systems are in CStop mode.

System States	Cortex-M4 sub-system (CPU1)	Cortex-M0+ sub-system (CPU2)	Radio system sub-system
Run*	CRun/CSleep/CStop	CRun/CSleep/CStop	CRun/CStop
Stop			
Standby	CStop	CStop	CStop
Shutdown			



<sup>\*</sup> At least one sub-system shall be in CRun or CSleep

The following table gives a simplified view of the system states versus sub-system states.

- When a sub-system is in CRun or CSleep mode, its bus matrix is clocked.
- When a sub-system is in CStop mode, its bus matrix clock is stopped.
- The system only enters Stop, Standby or Shutdown mode when all sub-systems are in CStop mode.

For more details on system states, please refer to the power controller (PWR) training slides.

#### **Autonomous radio operation**

- The Radio system is able to operate autonomously without the need to wakeup a CPU.
  - Directly manages the HSI and HSE clock sources.
- Clocks needed for the Radio system are automatically enabled.
  - · The Shared bus matrix clock
    - · When waking up from Stop or Standby mode, it selects the HIS clock as sysclk. (STOPWUCK must select HSI).
    - · When the system is already in Run mode, it uses the currently active sysclk.
  - The radio system clock
    - During the initialization phase, it uses the HIS clock (STOPWUCK must select HSI).
    - Before transferring data over the radio, it switches to the HSE clock.



The radio system is capable of waking up autonomously from Stop and Standby modes, and transferring data with the SRAM2. The shared bus matrix clock either uses the currently running sysclk, when the system is already in Run mode due to a CPU being active, or uses the HSI clock. The clock for the radio system is automatically enabled by the radio system itself; the HSI is used during radio startup and the HSE during radio TX and RX communication. The Reset and Clock Controller register bit STOPWakeUpClocK must select the HSI as the wakeup clock source.

### SMPS clock 23

- The SMPS clock can be selected to come from HSI. MSI or HSE.
  - When MSI is selected, it must use frequencies of 16, 24, 32, or 48 MHz.
- When the radio system is active, the HSE clock is automatically forced to be used by the SMPS.
- The actual switching frequency used by the SMPS can be selected to be 8 or 4 MHz. (SMPSSEL and SMPSDIV)
  - A higher frequency reduces the supply noise, with an increased consumption.
  - A lower frequency increases the supply noise, and lowers the consumption.



The SMPS needs a clock to operate in SMPS mode. In Bypass mode, no clock is needed. The clock to use and the frequency in SMPS mode can be selected between HSI, MSI, and HSE via the Reset and Clock Controller register bits SMPSSEL and SMPSDIV. The SMPS clock must be selected between 8 MHz and 2 MHz, where a higher clock frequency allows a minimum supply noise and a lower frequency allows the lowest power consumption. When the radio system is active, the HSE is forced as SMPS clock, in order for the SMPS artefacts to be synchronous with the carrier.

## Wakeup and startup 24

- At CPU and System power-on and system reset startup:
  - The MSI is selected as system clock. Other clocks and PLLs are disabled.
- When CPU and System wake up from Stop mode:
  - The HSI or MSI can be selected as system clock (STOPWUCK). Other clocks and PLLs are disabled.
    - · HSI must be selected when SMPS mode or the Radio system is enabled
  - The HSI may be kept active during Stop to allow use as peripheral kernel clock. (HSIKERON)
    - In Stop 0 mode with SMPS mode enabled, the HSI must be kept active and selected as SMPS clock.
- When CPU and System wake up from Standby mode:
  - The HSI is selected as system clock. Other clocks and PLLs are disabled.
- When CPU wakes up from CStop mode with system in Run mode:



The CPU clocks will be the same as when entering CStop mode.

When the system restart the clock system is reset, all highspeed clocks and PLLs are disabled, except for the highspeed clock used to start up the system.

LSI and LSE are still working, if they were previously enabled.

After power on and a system reset, the MSI clock is enabled as system clock.

When waking up from Stop mode, the system clock can be selected between MSI or HSI with Reset and Clock Controller register bit STOPWUCK. When the SMPS mode or Radio system are enabled, the HSI must be selected. In Stop mode, the HSI clock may be kept active to allow its use as peripheral kernel clock. When using SMPS mode in Stop0 mode, the HSI clock needs to be kept active and selected as SMPS clock.

When waking up from Standby mode, the HSI clock is enabled as system clock.

When a CPU wakes up from CStop mode, while the system

remained in Run mode, the clock setting are maintained and the CPU will wake up with the same clock as when it entered CStop mode.

The system wakeup mode can be read from the Power Controller Stop and Standby flags. Refer to Power Controller training slides for more information.

The CPU CSleep mode does not affect the clock settings, but only plays on the CPU sub-system clock gating.

# Interrupts 25

Interrupt event	Туре	Description
HŒ clock security system	NMI	Set when a failure is detected in the HSE oscillator
LŒ clock security system	IRQ	Set when a failure is detected in the LSE oscillator
PLL ready interrupt flag	IRQ	Clock ready caused by PLL lock
PLLSAI ready interrupt flag	IRQ	Clock ready caused by PLLSAI lock
HSE ready	IRQ	Clock ready caused by the HSE oscillator
HS ready	IRQ	Clock ready caused by the HSI oscillator
MSI ready	IRQ	Clock ready caused by the MSI oscillator
HS48 ready	IRQ	Clock ready caused by the HSI48 oscillator
LSE ready	IRQ	Clock ready caused by the LSE oscillator
LS1 ready	IRQ	Clock ready caused by the LSI1 oscillator
LS2 ready	IRQ	Clock ready caused by the LSI2 oscillator



This slide lists the Reset and Clock Controller interrupts. The HSE and LSE clock security systems, the PLLs, and all 7 oscillator ready signals can generate an interrupt.

# Related peripherals 26

- · Refer to these trainings linked to this peripheral, if needed:
  - · Power control (PWR)
  - Asynchronous Interrupts and Event Controller (AIEC)



In addition to this training, you may find the Power Control and Interrupt Controller trainings useful.