

STM32WB – Series Presentation

Series Presentation

Revision 1.0



Hello, and welcome to this introduction to the STM32WB Series training session. It describes the feature sets of the various lines available in the STM32WB microcontroller series.


STM32WB55 – Block Diagram

2

- CM4 DSP/FPU up to 64MHz
- CM0+ up to 32MHz
- Up to 1MB Flash and 256KB SRAM
- Radio with integrated balun
 - BT Smart 5.0 and 802.15.4
 - Output power: +6.0 dBm
 - BLE RX sensitivity: -96 dBm (-102 budget link)
 - 802.15.4 RX sensitivity: -100 dBm (-106 budget link)
 - RX: 3.8mA and TX: 5.5mA (at 0dBm)
- 1.71V to 3.6V voltage range (DC/DC, LDO)
- -40°C to +105°C temperature range
- Power consumption
 - < 53 μ A/MHz Active mode (3V – RF ON)
 - 0.6 μ A Standby mode (Radio in standby + 32KB RAM)
 - < 13 nA Shutdown mode



life.augmented



The block diagram for STMWB devices is provided here for reference.

The STM32WB proposes a variety of communication assets, a practical crystal-less USB2.0 FS interface, audio support, an LCD driver, up to 72 GPIOs, an integrated SMPS for power consumption optimization, and multiple low-power modes to maximize battery life.

The independent radio frequency module with an integrated balun also offers high-performance wireless connectivity, running BLE/OpenThread protocols concurrently.

On top of wireless and ultra-low-power aspects, a particular focus was placed on embedding security hardware functions such as a 256-bit AES, PCROP, JTAG Fuse, PKA (elliptic curve encryption engine), and Root Secure Services (RSS). The RSS allows authenticating OTA communications, regardless of the radio stack or application.

Specific STM32WB features 1/2

3

- Autonomous Radio sub-system
- Dual core system
 - Application Cortex-M4 (Boot after Reset)
 - Connectivity Cortex-M0+ (Only boot once enabled by Cortex-M4).
- Single bank shared Flash
 - On a separate AHB bus, with it's own clock divider.
- Cortex-M0+ memory and peripheral security
- HSE fixed frequency at 32 MHz.
- 2 LSIs
 - LSI1 standard STM32 low-power LSI
 - LSI2 low-drift Radio LSI (mandatory selected for the radio sub-system)



This slide lists some specific features of the STMWB55 microcontroller.

- An integrated autonomous operating Radio sub-system
- A dual-core architecture, where only the application processor boots after reset. The connectivity processor only boots once enabled by the application.
- A single-bank Flash memory, shared by the 2 CPUs, and accessed via a separate AHB bus in the common Run domain.
- A Cortex-M0+ dedicated memory (Flash, SRAM2) and peripheral security.
- A Single frequency HSE at 32 MHz.
- Two LSIs, the standard STM32 low-power LSI1 and a low drift LSI2 to be used when the wireless connectivity is active.

Specific STM32WB features 2/2

4

- SRAM2 split in 2 parts
 - SRAM2a backup RAM
 - SRAM2b non-backup RAM
- Debug Cross trigger unit including trigger in/out.
- Integrated SMPS to supply Core and Radio LDO's.




These are additional specific features versus other STM32Ss microcontrollers:

- The SRAM2 is split in 2 parts: SRAM2a is a backup part while SRAM2b is a non-backup part.
- A debug cross trigger unit allows the use of a trigger input/output on a I/O port.
- An integrated Switching Mode Power Supply (SMPS) provides an intermediate voltage for the Core and radio LDOs.

STM32WB series portfolio

5



The STM32WB series can be encapsulated in a wide range of packages.
 Note that the UQFN package has 7 dedicated Radio pins and 4 dedicated SMPS pins.