



# STM32G0 – WWDG

System Window Watchdog

Revision 1.0



Hello, and welcome to this presentation of the STM32 system window watchdog. It will cover the main features of this peripheral used to detect software faults.

- Used to detect the occurrence of software faults

- WWDG counter must be refreshed within a time window
- Generates a system reset when a programmed time period expires
- Can be programmed to detect abnormally late or early application behavior
- Cannot be disabled once activated and needs to be refreshed

## Application benefits

- Best suited for applications which require the watchdog to react within an accurate time window.
- Configurable time window
- Early Wakeup Interrupt (EWI) available before reset happens



The window watchdog is used to detect the occurrence of software faults.

The window watchdog can be programmed to detect abnormally late or early application behavior.


It is best suited for applications required to react within an accurate timing window.

Once enabled, it can only be disabled by a device reset.

An Early Wakeup Interrupt can be generated before a reset happens to perform a system recovery or manage certain actions before a system restart.

## • WWDG main features

- Programmable timeout value
- Programmable time window width
- Reset generation:
  - When the timeout value is reached
  - When it is refreshed outside the time-window
- Early wakeup interrupt (EWI)
  - Generated before the timeout value is reached



The window watchdog offers several features:

- The user can program the timeout value and the window width according to application needs.
- It can generate a reset under two conditions:
  - when the downcounter value becomes less or equal to 0x3F, or
  - when the watchdog is refreshed outside the time-window.
- It can generate an early wakeup interrupt when the downcounter reaches 0x40.

The early wakeup interrupt can be used to reload the downcounter in order to avoid a reset generation, or to manage system recovery and context backup operations.

As shown in the figure, the window watchdog uses the APB clock (pclk), as reference clock for its time-base.

The pclk is provided by the RCC block.

This clock is divided by 4096, and by a value


programmed by the application.

The application can also program the reload value of the downcounter bits T[6:0].

The window width is controlled by bits W[6:0].

# WWDG functional description

4



If the software reloads the counter while the counter is greater than the value stored in W[6:0], then a reset is generated.

To prevent a WWDG reset, write the reload value T[6:0] while the counter value is lower than the time-window value W[6:0].

When the 7-bit downcounter T[6:0] rolls over from 0x40 to 0x3F, it initiates a reset.



This diagram illustrates how the window watchdog operates.

When the 7-bit downcounter rolls over from 0x40 to 0x3F, it initiates a reset. This happens if the application software does not refresh the window watchdog on time. The early interrupt, if enabled can be generated when the downcounter reaches 0x40.

If the software refreshes the watchdog while the downcounter is greater than the value stored in bits W[6:0], a reset is generated.

This happens when the application refreshes the watchdog too early. No interrupt is generated in this case.

To prevent a window watchdog reset, the watchdog refresh must happen while the downcounter value is lower than the time-window value, and greater than 0x3F. This is illustrated by the green area.

The refresh operation consists on reloading the downcounter with bits T[6:0].

Writing 0 to T[6:0] can be used to enforce an immediate reset.

# WWDG settings and reset flag 5

- Enable the window watchdog clock:
  - In the RCC block:
    - Set the WWDGEN bit to '1' in order to provide the APB clock to the watchdog
    - Set the WWDGSMEN bit to '1' in order to keep the watchdog running in Sleep and Stop modes
- Setting the WWDG time base:
  - WWDG time base pre-scaled from PCLK clock
    - 4096 internal divider and 8 pre-dividers: 1, 2, 4, 16 ... 128 selectable by register WWDG\_CFR
  - Setting the WWDG timeout by using the following formula:
$$t_{\text{WWDG}} (\text{ms}) = t_{\text{PCLK}} \times 4096 \times 2^{\text{WDGTB}} \times (T[5:0] + 1)$$
- Checking the WWDG reset source:
  - Reset flags in the RCC block indicate when a WWDG reset occurs (after device reset)



To enable the window watchdog clock, the corresponding window watchdog enable bit in the RCC block must be set to 1.

Note that once the APB clock for the watchdog is enabled, the application cannot disable it. Only a system reset can disable the watchdog clock.

A low-power enable bit can be set as well if the application wishes to keep the window watchdog activated, even if the CPU is in Sleep or Stop mode.

The downcounter uses the APB clock PCLK divided by 4096, and again divided by a division ratio selected by the application.

It can be 1, 2, 4, 8, 16, 32, 64 or 128 as defined in the WWDG\_CFR register.

The formula shown in this slide lets you determine the watchdog timeout value.

When a system reset occurs, it is possible to identify the cause of the reset, thanks to status flags provided by the

RCC block.

The window watchdogs can be one of the sources.

Interrupt event	Description
<b>EWI</b>	Early Wakeup Interrupt It can be used in specific safety operations or when data logging must be performed before the actual reset is generated

- EWI interrupt occurs when the downcounter value reaches 0x40
- EWI interrupt is enabled by setting the EWI bit in the WWDG\_CFR register
- EWI interrupt is cleared by writing “0” to the EWIF bit in the WWDG\_SR register



The Early Wakeup Interrupt can be used in order to perform emergency tasks before the reset occurs, such as:

- Data logging,
- Data protection,
- Watchdog refresh in order to prevent the reset, or
- Other emergency tasks...

The EWI interrupt occurs whenever the downcounter value reaches 0x40.

It is enabled by setting the EWI bit in the WWDG\_CFR register.

The EWI interrupt is cleared by writing “0” to the EWIF bit in the WWDG\_SR register.

# Low-power modes 7

Mode	Description
Run Low power Run	Active*
Sleep Low power Sleep	Active*
Stop 0	<ul style="list-style-type: none"><li>Window watchdog clock can be disabled by clock gating when the WWDGSMEN bit in the RCC block is cleared</li></ul>
Stop 1	
Standby	Not available
Shutdown	

\* If WWDG enabled



The window watchdog is active in Run modes. In Sleep and Stop modes, it can be frozen by clearing the corresponding bit in the RCC block.

In Standby and Shutdown modes, the window watchdog is not available.

# STM32G0 vs. STM32F0 WWDG

8

- WDGTB field in the WWDG\_CFR is modified
  - A bit is added to increase the prescaler and get the proper timeout for high PCLK frequencies
  - WDGTB field position has changed

## WWDG in STM32G0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	WDGTB[2:0]			Res.	EWI	Res.	Res.	W[6:0]						
			rw			rs			rw						

Bits 13:11 WDGTB[2:0]: Timer base

The time base of the prescaler can be modified as follows:

000: CK Counter Clock (PCLK div 4096) div 1  
 001: CK Counter Clock (PCLK div 4096) div 2  
 010: CK Counter Clock (PCLK div 4096) div 4  
 011: CK Counter Clock (PCLK div 4096) div 8  
 100: CK Counter Clock (PCLK div 4096) div 16  
 101: CK Counter Clock (PCLK div 4096) div 32  
 110: CK Counter Clock (PCLK div 4096) div 64  
 111: CK Counter Clock (PCLK div 4096) div 128

## WWDG in STM32F0

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	Res.	EWI	WDGTB[1:0]		W[6:0]						
						rs	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 8:7 WDGTB[1:0]: Timer base

The time base of the prescaler can be modified as follows:

00: CK Counter Clock (PCLK div 4096) div 1  
 01: CK Counter Clock (PCLK div 4096) div 2  
 10: CK Counter Clock (PCLK div 4096) div 4  
 11: CK Counter Clock (PCLK div 4096) div 8



The format of the WWDG\_CFR is not identical in the STM32F0 and STM32G0 window watchdogs.  
 The STM32G0 microcontroller supports an additional bit to extend the prescaler ratio value to 128.