Hello, and welcome to this presentation of the SPDIF-RX block. SPDIF stands for Sony/Philips Digital InterFace.
The SPDIF-RX block is able to receive digital audio streams compliant with the IEC-60958 and IEC-61937 standards.

The SPDIF-RX embeds an Advanced Peripheral Bus (or “A” “P” “B”) interface, allowing the control of the block and the reception of audio and control flows. The SPDIF-RX also provides status registers so the application can check the quality of the reception.

The SPDIF-RX needs two peripheral clocks:
- An APB clock for the register interface accesses.
- A kernel clock named SPDIF_CLK used for the resampling and processing of the incoming stream.

The receiver part is mainly composed of:
- the SPDIF-FE which performs the sampling, the
filtering and the edge detection of the incoming stream

• the SPDIF_DEC which decodes the received symbols
• the SPDIF_SEQ which checks the frame format integrity, and separates the payload from the control/user information.
The SPDIF-RX provides the following features:

- Possibility to select one audio stream among the 4 inputs. Note that only one stream can be decoded at a single time.
- Automatic symbol rate detection. If the SPDIF_CLK frequency is high enough, the SPDIF-RX will be able to decode the incoming stream, and provide to the application information about its estimated sampling rate. Stereo stream rates up to 192 kHz are supported.
- The SPDIF-RX decodes audio frames compliant with IEC-60958. This specification describes non-encoded stereo streams. The SPDIF-RX also supports encoded audio streams such as Dolby Digital as described in IEC-61937.
- In addition, the SPDIF-RX provides two DMA channels: one dedicated to the audio samples data
(encoded or not), and one dedicated to the control, status and user information.

- Interrupt capabilities are also available for various signaling.
• The SPDIF-RX kernel clock source can be:
  • DIVQ output of PLL1 (pll1_q_ck)
  • DIVR output of PLL2 (pll2_r_ck)
  • DIVR output of PLL3 (pll3_r_ck)
  • HSI oscillator output (hsi_ker_ck)
• The SPDIF_CLK does not need to be a multiple of the audio frequency

The RCC (Reset and Clock Control) block of the STM32H7 provides both the APB clock and the SPDIF_CLK kernel clock to the SPDIF-RX. For better flexibility, The SPDIF_CLK can be selected from 4 different sources:
• The DIVQ output of PLL1,
• The DIVR output of PLL2 or PLL3, or
• The HSI oscillator output.

The signal spdif_frame_sync provided by the SPDIF-RX is connected to a timer. The application can use it to perform a clock drift estimation in between the two audio streams.

Refer to the training slides of the RCC for more details.
The next 5 slides give a short overview of the SPDIF standard. They mainly describe the physical and logical structure of the digital audio stream.

In IEC60958, the digital audio stream is organized in block structure in order to decode the Channel Status (CS), and User (U) information.

- Each block contains 192 frames
- Each frame contains 2 sub-frames

The SPDIF-RX is able to recognize the start of block, the preambles and the frame boundaries.
An SPDIF frame contains 2 sub-frames. Each sub-frame contains 32 bits, divided into 3 fields:

- A synchronization preamble allowing the detection of the block and sub-frame boundaries
- A payload of 24 bits
- Status bits: V, U, CS and P
The digital audio data are coded using biphase-mark encoding as shown in the upper figure. Note that with biphase-mark encoding, there is a transition at the boundary of each bit.

The preamble length is 4 bits, and some transitions on the preamble do not respect biphase-mark encoding. This will be used by the SPDIF receivers to easily detect the block and sub-frame boundaries.

UI means Unit Interval, it represents the shortest nominal time interval in the coding scheme.
Bits 4 to 27 of each sub-frame can also be used to transfer encoded audio signals. This is described in specification IEC61937.

The encoded data packet uses bits 12 to 27 of each sub-frame. The 64-bit burst-preamble is a specific pattern also located on bits 12 to 27 of 4 consecutive sub-frames. It is used to detect the start of a data-burst.

Note that the burst-preamble (64 bits) shall not be confused with the sub-frame preamble (4-bits) used to detect the sub-frame and block boundaries.
The first 32 bits of the burst-preamble are a fixed pattern: Pa and Pb.
The last 32 bits of the burst-preamble contain information on data packet and payload size.

Stuffing is used to adjust the repetition rate of the data-bursts.
The SPDIF-RX is able to suppress glitches, increasing reception reliability.
In order to decode the incoming stream, the SPDIF-RX estimates the duration of one UI and defines two thresholds:

- The low threshold: THLO fixed to 1.5 UI
- The high threshold: THHI fixed to 2.5 UI

When both thresholds have been computed, the SPDIF-RX compares the time interval between consecutive transitions of the incoming stream to those thresholds.

If the time interval is lower than THLO, a short transition is detected. Note that two consecutive short transitions correspond to the symbol ‘1’, but can also be a part of the preamble pattern.

If the time interval is between THLO and THHI, a medium transition is detected. Note that a medium transition corresponds to the symbol ‘0’, but can also be a part of the preamble pattern.

If the time interval is higher than THHI, a long transition is detected. Note that a long transition is always a part of the
preamble pattern.
In order to decode the incoming stream with good reliability, the estimation of the thresholds THLO and THHI must be accurate.

The THLO and THHI thresholds are estimated in 2 steps:

The coarse synchronization measures consecutive time intervals within 70 transitions and then selects the longest and the shortest time intervals. These two values are used to compute a first estimate of THLO and THHI thresholds.

Thanks to a coarse estimate of THLO and THHI thresholds, the SPDIF-RX is able to decode SPDIF frames and then further improve the estimation of THLO and THHI thresholds by measuring intervals over 24 and 40 consecutive symbols.
The figure shows the hardware process performed by the SPDIF_RX in order to estimate properly the THLO and THHI thresholds.

Note that the coarse synchronization may become inaccurate in a noisy environment and the fine synchronization may fail. This can be considered as a normal situation, and the application can program an amount of retries (NBTR).

Note as well that the THLO and THHI thresholds are updated every frame.
The figure shows the different states of the SPDIF-RX. The state of the SPDIF-RX can be changed by the application, via the field SPDIFEN or by the SPDIF-RX hardware mainly if errors are detected.

When an error is detected, the SPDIF-RX directly moves to STATE_STOP. It is up to the application to set the SPDIF-RX to STATE_IDLE and then set it again to STATE_SYNC or STATE_RCV.
The SPDIF-RX offers a 32-bit double buffer for data reception.

The application can read the received data using DMA or Interrupts.

Various data formats are available:

- right-aligned,
- left-aligned, or
- compact format

The compact format can be interesting when the SPDIF-RX is receiving encoded audio frame.

In addition, the SPDIF-RX can insert a preamble type, C
& U bits, Validity bit and Parity error bit with each audio sample.

Using the mask bits, the user can select which information will be provided.
The SPDIF-RX offers a 32-bit buffer for the reception of the CS and U channels.

The application can read the received control information in the SPDIF_CSR register, using DMA or Interrupts. The SPDIF_CSR register contains:

- 8 bits of CS coming from the selected channel (could be channel A or B)
- 16 bits of U (the U bit of channel A and U bits from channel B).
- 1 bit indicating if a start of block has been detected.
A complete error signaling is provided to the application in order to define the root cause of any failures.

• The FERR flag detects errors linked to the frame structure.

• The SERR flag detects synchronization failures.

• The TERR flag detects when the counter used to estimate the width between two transitions overflows. This generally means that no signal is detected on the selected SPDIF input.

• The PERR flag detects if the parity check fails.

• The OVR flag detects if an overrun occurs on the data flow.
The SPDIF-RX can recover from an overrun situation without misalignment.

The RXSTEO bit indicates how the SPDIF reacts to an overrun situation:

- If RXSTEO = 0, the SPDIF-RX can minimize the amount of data lost. To be used for PCM MONO mode, or reception of encoded audio signals.
- If RXSTEO = 1, the SPDIF-RX can avoid the misalignment of stereo samples. Must be used for PCM STEREO streams.

The SPDIF-IN diagram illustrates the handling of overrun situations, with channels A1, A2, A3, B1, B2, B3, B4, and B5.
The SPDIF-RX offers a single interrupt line, handling the following events:

- Error events
- Data and Control flow reception events
- Synchronization ready event
- Block detection event

<table>
<thead>
<tr>
<th>Interrupt Event</th>
<th>Description</th>
<th>How to clear interrupt</th>
</tr>
</thead>
<tbody>
<tr>
<td>RXNE</td>
<td>Reception Buffer Not Empty for data flow</td>
<td>Read SPDIF_DR</td>
</tr>
<tr>
<td>CSRNE</td>
<td>Reception Buffer Not Empty for control flow</td>
<td>Read SPDIF_CSR</td>
</tr>
<tr>
<td>PERR</td>
<td>Data corruption detection</td>
<td>Set PERRCF to 1</td>
</tr>
<tr>
<td>FSERR</td>
<td>Frame structure and synchronization error (Includes SERR, TERR and FERR)</td>
<td>Set SPDIFEN to 0</td>
</tr>
<tr>
<td>OVR</td>
<td>Overflow detection</td>
<td>Set OVRCF to 1</td>
</tr>
<tr>
<td>SDB</td>
<td>Start of new block detection</td>
<td>Set SRDCF to 1</td>
</tr>
<tr>
<td>SYNCĐ</td>
<td>Synchronization done</td>
<td>Set SYNCDCF to 1</td>
</tr>
</tbody>
</table>
In order to have a reliable decoding of the SPDIF stream, the SPDIF_CLK frequency must be at least 11 times higher than the symbol rate of the incoming audio stream.

The table gives the minimum requested frequency for the SPDIF_CLK clock according to the sample rate of the SPDIF stream.

<table>
<thead>
<tr>
<th>Sample Rate (Symbol rate)</th>
<th>Minimum SPDIF_CLK Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>48 kHz (3.072 MHz)</td>
<td>33.8 MHz</td>
</tr>
<tr>
<td>96 kHz (6.144 MHz)</td>
<td>67.6 MHz</td>
</tr>
<tr>
<td>192 kHz (12.288 MHz)</td>
<td>135.2 MHz</td>
</tr>
</tbody>
</table>

- The higher the SPDIF_CLK frequency is, the more reliable the reception will be.
SPDIF-RX misc functions

- The SPDIF-RX provides a means to estimate the symbol rate:
  - The WIDTH5 field provides the duration of 5 symbols counted with SPDIF_CLK clock.
  - Example: If \( f_{SPDIF\_CLK} = 84 \) MHz, and WIDTH5 = 144d, then the audio sampling rate coarse estimate (fs) is:
    \[
    fs = 5 \times \frac{f_{SPDIF\_CLK}}{\text{WIDTH5} \times 64} \sim 45.6 \text{ kHz}
    \]
  - the closer audio standard frequency is 44.1 kHz, so the received stream is probably 44.1 kHz.
- It is possible to check the estimated THLO and THHI values via the SPDIF_DIR register.
- The SPDIF-RX provides the spdif_frame_sync signal to be connected to a timer in order to estimate the clock drift.

The SPDIF-RX provides information allowing the application to estimate the sampling rate of the decoded stream without having to decode the CS channel.
The accuracy of the sampling rate estimation is partly limited by the frequency of the SPDIF_CLK.

The application can also check the estimated THLO and THHI thresholds for debugging purposes.

The SPDIF-RX also provides a signal named spdif_frame_sync which can be connected to a timer in order to estimate the clock drift.
This feature can be useful if the circuit receives audio samples via SPDIF-RX, performs audio processing and provides audio samples to an external audio device.
In this case a sample rate converter may be needed to perform the rate adaptation, which may require the clock drift estimation.
The SPDIF-RX can receive signals coming from:

- An SPDIF digital input
- An SPDIF optical input
- Audio Return Channel from an HDMI connector

A signal adapter may be needed in order to amplify the signal received from the SPDIF interface 200 millivolts peak-to-peak (200 mVpp).

Using 1 or 2 unbuffered inverters can be sufficient in most cases.

Note that for SPDIF decoding, the signal polarity can be inverted without affecting the decoding; only the transitions are used by the receiver.
Here is an overview of the status of the SPDIF-RX in each of the low-power modes. SPDIF-RX operations are not possible when the device is in Stop and Standby modes.

<table>
<thead>
<tr>
<th>Mode</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Run</td>
<td>Active.</td>
</tr>
<tr>
<td>Sleep</td>
<td>Active. Peripheral interrupts cause the device to exit Sleep mode.</td>
</tr>
<tr>
<td>Stop</td>
<td>Frozen. Peripheral registers content is kept.</td>
</tr>
<tr>
<td>Standby</td>
<td>Powered-down. The peripheral must be reinitialized after exiting Standby mode.</td>
</tr>
</tbody>
</table>
This is a list of peripherals related to the SPDIF-RX. Please refer to Reset and Clock Control and Direct Memory Access Controller trainings for more details on possible configuration.