

Hello, and welcome to this presentation of the STM32 nested vectored interrupt controller (NVIC). We will be presenting the features of this controller.

#### Overview 2

- The NVIC is integrated in the Cortex®-M4 CPU:
  - · 63 maskable interrupt channels
  - · 16 programmable priority levels
  - Low-latency exception and interrupt handling
  - · Power management control

### Application benefits

- Supports prioritization levels with dynamic control
- Fast response to interrupt requests
- Relocatable vector table



The interrupt controller belongs to the Cortex®-M4 CPU enabling a close coupling with the processor core.

The main features are:

- 63 interrupt sources
- 16 programmable priority levels
- low-latency exception and interrupt handling
- · Automatic nesting
- Power management control

Applications can benefit from dynamic prioritization of the interrupt levels, fast response to the requests thanks to low latency responses and tail chaining as well as from vector table relocation.

## Key features ■3

- Fast response to interrupt requests
  - The number of interrupt request entries of the NVIC is 63. However, the STM32WB implements more than 63 interrupts.
    - · Since the number of interrupt events exceeds 63, some NVIC vectors are connected to multiple interrupts
    - User software can determine the peripheral requesting the interrupt by reading the peripheral interrupt register.
- Dynamic reprioritization of interrupts
- Dynamic relocation of interrupt vector table



The Nested Vector Interrupt Controller provides a fast response to interrupt requests, allowing an application to quickly serve incoming events.

The STM32WB implements more than 63 interrupts. Some interrupts are combined on the same Nested Vector Interrupt Controller vector. By reading the peripheral interrupt register, the software can determine the peripheral that requested the interrupt.

The priority assigned to each interrupt request is programmable and can be dynamically changed. The interrupt vector table can also be relocated, which allows the system designer to adapt the placement of interrupt service routines to the application's memory layout. For instance, the vector table can be relocated in RAM

## Priority handling

Regarding Cortex®-M CPUs exception management, the lower the value, the higher the priority.

Exception source	Priority level	
Reset	-3	
Non-Maskable Interrupt (NMI)	-2	Fixed hardcoded priority
Hard Fault	-1	
Other exceptions including: - Peripheral interrupts - Software exceptions	Programmable leve	I from 0 to 15



Software is in charge of assigning a priority level to each interrupt as well as to all exception sources excluding a reset, Non Maskable Interrupt and hard fault.

Whenever a peripheral interrupt is requested at the same time a supervisor call instruction is executed, the relative priority of these hardware and software exceptions dictates which one is handled first.


Regarding the STM32WB microcontroller, a Non-Maskable Interrupt (NMI) is caused either by a SRAM2 parity error, a Flash double ECC error or a clock failure. The priority of any of the 63 peripheral interrupt requests is programmable in a dedicated priority field located in the Cortex®-M4 Nested Vector Interrupt Controller registers.

# Tail-chaining and nesting

 In order to explain the tail-chaining and nesting mechanism, let us consider the following peripheral interrupt sources:

Interrupt source	Priority level
IRQ_A	0
IRQ_B	1


Preemption and interrupt nesting




The Nested Vector Interrupt Controller provides several features for efficient handling of exceptions.

When an interrupt is served and a new request with higher priority arrives, the new exception can preempt the current one. This is called nested exception handling. The previous exception handler resumes execution after the higher priority exception is handled.

A microcode present in the Cortex®-M4 automatically pushes the context to the current stack and restores it upon interrupt return.



When an interrupt request with lower or equal priority is raised during execution of an interrupt handler, it becomes pending. Once the current interrupt handler is finished, the context saving and restoring process is skipped and control is transferred directly to the new exception handler to decrease interrupt latency. So back-to-back interrupts with decreasing priorities (higher priority values) are chained with a very short latency of only a few clock cycles.



When an interrupt arrives, the processor first saves the program context before executing the interrupt handler. If the processor is performing this context-saving operation when an interrupt of higher priority arrives, the processor switches directly to handling the higher-priority interrupt when it is finished saving the program context. Then tail-chaining is used prior to executing the IRQ\_B interrupt service routine.

When all of the exception handlers have been run and no other exception is pending, the processor restores the previous context from the stack and returns to normal application execution.

- Ensure software uses correctly-aligned register accesses
- An interrupt can become pending even if disabled
  - · Disabling an interrupt only prevents the processor from taking that interrupt
- Before relocating the vector table, ensure new entries are correctly set up for all enabled interrupts
  - This includes fault handlers and NMIs
  - Do this before programming the VTOR register to relocate the vector table



When accessing the Nested Vector Interrupt Controller registers, ensure that your code uses a correctly-aligned register access. Unaligned access is not supported for Nested Vector Interrupt Controller registers as well as all memory-mapped registers located in the Cortex®-M4. An interrupt becomes pending when the source asks for service. Disabling the interrupt only prevents the processor from taking that interrupt. Make sure the related interrupt flag is cleared before enabling the interrupt vector.

Before relocating the vector table using the VTOR register, ensure that fault handlers, Non Maskable Interrupt and all enabled interrupts are correctly set up on the new location.

## Dual core interrupt sharing

- Some peripheral interrupts are mapped to a single Cortex®-M4 NVIC interrupt vector.
- To allow individual interrupt control, these interrupts have a pre-masking in the SYSCFG block.
- Impacted peripheral are:
  - GPIO, EXTI
  - TIM1, TIM17, TIM16
  - PVM1, PVM3, PVD



In the dual-core STM32WB MCU which embeds a Cortex®-M4 Application core and a Cortex®-M0+ Radio core, the peripherals interrupts are connected to both cores. To prevent unwanted interruptions, the interrupts mapped on the Cortex®-M4 Nested Vector Interrupt Controller and having multiple peripheral interrupt sources can be preliminary masked in the system configuration controller (SYSCFG). The SYSCFG interrupt mask registers ensure that only the wanted interrupt sources are forwarded to the Cortex®-M4 Nested Vector Interrupt Controller. The peripherals impacted are listed.

## Related peripherals •••

- Refer to the training material for the following peripherals linked to the timers:
  - SYSCFG
    - · It is in charge of, among other things, pre-masking interrupt sources connected to a shared interrupt request signal on the NVIC.
  - Cortex®-M4
    - · The CPU implements an exception mechanism used to handle both software and hardware exceptions.



The Nested Vector Interrupt Controller is linked with the SYSCFG module and the Cortex-M4 CPU. Please refer to the related presentations.

### References 11

- For more details, please refer to the following documents:
  - PM0214 Programming manual for STM32F3, F4, L4 and L4+ series.
  - STM32WB reference manuals



For detailed information, please also refer to the programming manual for the STM32F3, F4, L4 and L4+ series and the reference manual of the STM32WB.